

Conductor supports a generous flow of charges when a voltage is applied across it.
eg copper, aluminium

Insulator is that offers very low conductivity (flow of charges) when voltage is applied.
eg mica \rightarrow used for thermal and electrical work.

Semiconductor: conductivity is more than insulators but less than conductors. eg silicon and germanium.

$$\text{Resistivity} = \frac{1}{\text{conductivity}} \quad \rho = \frac{1}{\sigma}$$

fixed for every material

If resistivity is high \rightarrow current is low.

For conductors (copper) $\rho = 10^{-6} \Omega\text{-cm}$

Insulators (mica) $\rho = 10^{12} \Omega\text{-cm}$

For silicon $\rho = 500 \times 10^3 \Omega\text{-cm}$

Germanium $\rho = 50 \Omega\text{-cm}$

$\rho_c < \rho_s < \rho_i$

$I_c > I_s > I_i$

Energy Band Diagram



In general atom is present in lattice. So in lattice one atom will influence on the shell of other atom.

so the outermost shell will split into valence band and the conduction band.

Electrons present in conduction band will participate in conduction.



conduction band

If electron is present in valence band, we have to transfer it to the conduction band.

How?

By giving energy equal to the band gap or forbidden gap \rightarrow no stays here. (E_0 or E_g).

Band gap = High
electrons. \rightarrow Therefore not good

So more energy required
 $E_0 = 6 \text{ eV}$ ($1 \text{ eV} = 1.6 \times 10^{-19} \text{ J}$)

semiconductor



Germanium = 0.75 eV
Silicon = 1.16 eV

$E_0 = 1 \text{ eV}$

$Ge < Si$

Germanium \rightarrow more no. of orbits \rightarrow force of attraction b/w valence electrons and nucleus is smaller.

\rightarrow less no. of orbits \rightarrow strong attractive force.

conductor




overlapping conduction and valence band \rightarrow no forbidden gap. Electron is free to move from valence to conduction band without giving any external energy.

Group IV of periodic table
 Si atomic number = 14 \rightarrow 2, 8, 4
 Germanium \rightarrow at no = 32 \rightarrow 2, 8, 18, 4

Both of them need 4 more electrons to noble gas configuration.

Silicon



1 pattern.
 more patterns \rightarrow lattice

Intrinsic And Extrinsic semiconductors

Intrinsic are pure semiconductors.
 (no other atom present eg silicon lattice)

Free electrons are only due to natural causes.
 (light / thermal energy) \rightarrow electrons in conduction band will obtain the kinetic energy, breaking the bond and will be available for conduction.


Increase of Temp \propto No. of free electrons.

Temp \propto resistance for -ve temp coefficient.

germanium both have -ve temp cft.

(metals) have +ve temp coefficient. Increase of temp \propto Resistance.

lattice



atoms are also added.

koracademy.com

types of impurities are present:

Pentavalent atoms of group V \rightarrow V valence
Antimony, phosphorus, arsenic, etc

Trivalent atoms of group III eg boron,
Al, Indium.

We add impurity atoms to intrinsic semiconductors to make extrinsic.

What proportion?

Add 1 part in 10 million means in 10 million atoms of intrinsic S.C we add 1 impurity atom.


Adding of impurity will change the electrical properties of intrinsic S.C.

Process of adding certain impurity to pure semiconductor is called **DOPING**

Because of doping we have two types of extrinsic semiconductors


- (i) n type Pentavalent impurity is added
- (ii) p type trivalent impurity is added

How to make n type semiconductor?




If potential difference is applied across material then this free electron will be drifted and we have electric current.
In n type, we have electron as charge carriers.

For p type?



p type, we have holes as charge carriers.




p type.

- → majority charge carriers
- → minority charge carriers
- ⊖ → bond atom will get electron from neighboring to be negatively charged.

Electron vs Hole Flow
of charge carriers.

direction of current is opposite to the direction of electron
 $\bar{e} \rightarrow$ then $I \leftarrow$ conventional current.
 actual current $\Rightarrow \bar{e} \rightarrow I \rightarrow$

let a p type ie. eg silicon doped with




The neighboring atom will provide electron to bond and this way the movement of the hole will occur.

direction of hole movement is same as direction of current.

the change in the direction of moving \rightarrow conventional current

P-N Junction Diode (No applied bias)



Bias

Application of external voltage
two terminals.

BJT \rightarrow Bipolar junction transistor. \rightarrow 3 terminal device.

	majority	minority \rightarrow	
P type	Holes	Electrons	} Due to heat because electrons gain energy and break covalent bond and does not depend on external voltage applied.
N type	Electrons	Holes	

covalent bond and does not depend on external voltage applied.

Diffusion or Annihilation \rightarrow processes to combine N and P type \rightarrow dope one side with pentavalent and the other with trivalent impurities.

More holes on the P side so they will move towards N side and similarly electrons will move from N to P side.

\Rightarrow movement of charge through junction \rightarrow This movement of charge carriers from high to low concentration is called diffusion and


is called diffusion current. → due to charge carriers.

depletion layer?
 because of diffusion holes from P side
 combine with electrons on N side and in
 same way electrons from N side combine
 holes from P side and as the
 recombination takes place immobile ions will
 be left out because of diffusion.

left out? Uncovering of immobile ions.

ions have holes ⊕ ions have electrons
 electrical neutrality is maintained.
 as holes are combining with electrons we
 are only left with the +ve and -ve ions

depletion region there are no mobile charges
 only uncovered immobile ions.
 called it depletion region because it is
 depleted of free carriers.





electric field in the depletion region. → also
 called as the space charge region.
 now no movement of charges.
 This potential is acting as barrier to the
 further movement of holes and electrons.
 ⇒ barrier potential / built in potential.
 electrons to right - Holes to left ⇒ Drift current

has direction opposite to diffusion current

Under steady state, diffusion and drift currents are equal.

Drift current is due to minority charge carriers.

Net current = 0 for open circuit P-N diode.



$$V_b = \frac{kT}{e} \ln \left(\frac{N_A N_D}{n_i^2} \right)$$

$V_T = \frac{kT}{e}$ \Rightarrow thermal voltage = voltage equivalent of temperature.

k = Boltzmann's constant = 1.38066×10^{-23}

T = absolute temp (K)

e \rightarrow charge of electron = 1.6×10^{-19} C

N_A \rightarrow Acceptor concentration

N_D \rightarrow Donor concentration

n_i \rightarrow intrinsic carrier density


V_T at room temperature = 0.026 volts

width of depletion region

$$W_d = \sqrt{\frac{2\epsilon}{q} \left(\frac{1}{N_A} + \frac{1}{N_D} \right)}$$

silicon $\epsilon = 1.04 \times 10^{-12}$ F/cm.
germanium $\epsilon = 1.2448 \times 10^{-12}$ F/cm

FORWARD BIAS condition of P-N junction diode



Because of the +ve terminal the holes will be pulled towards the depletion region and only the -ve terminal will repel the electrons towards depletion layer b/c electrons are -vely charged.

Thus the forward bias potential V_D will pressure the electrons on N side and holes on P side to recombine with the ions near the boundary and reduce the width of depletion region

$$I_D = I_{maj}/diffusion - I_{minority}$$

Rise of temp \propto No. of minority carriers


Here the no. of minority charge carriers will be the same under forward condition.

Barrier potential is also reducing in forward condition.
 New Barrier potential = $V_b - V_D$
 ↳ previous B. P. under

Once the barrier potential is zero the electrons will pass through the junction the current rises exponentially.

Reverse saturation current → current due to minority carriers remain the same.

REVERSE BIAS condition of PN junction diode



Attraction of holes to -ve terminal and electrons of N side to +ve terminal. So uncovering of immobile ions take place.

$$V_b' = V_b + V_d$$

$$V_d \propto V_b'$$

$$V_d \propto W_d'$$


$$W_d(rb) > W_d(nb) > W_d(fb)$$

$$V_b(rb) > V_b(nb) > V_b(fb)$$

The majority charge carriers cannot overcome the increased barrier potential (as width of depletion region has increased and now also the barrier potential) $I_{maj} \approx 0$

No. of minority charge carriers will not change and hence minority carrier flow remains same as no applied bias. So under reverse bias only one current exists i.e. the reverse saturation current I_s \rightarrow very small (μA).

Symbol of diode



Diode current voltage relation

$$I_D = I_s \left(e^{\frac{KV_D}{T}} - 1 \right)$$

- \rightarrow diode current $V_d \rightarrow$ voltage across diode
- \rightarrow reverse saturation current $k = 11600/\eta$
- $\eta \rightarrow$ ideality factor. \rightarrow ranges from 1 and 2

$\{\eta = 1 \text{ for Ge} \quad \eta = 2 \text{ for Si}\}$

For high $I_D \Rightarrow \eta = 1$ for both Si and Ge

$$\text{As } k = \frac{11600}{\eta} \Rightarrow k\eta = 11600$$

$$\text{Also } V_T = \frac{T}{k} \Rightarrow V_T = \frac{T}{k\eta}$$

$$\text{So } \frac{k}{T} = \frac{1}{V_T \eta}$$

$$I_D = I_S \left(e^{\frac{V_D}{\eta V_T}} - 1 \right)$$

eg. A germanium diode displays a forward voltage of 0.25 V at 10 mA current. Find the reverse saturation current.

$$V_D = 0.25 \text{ V} \quad I_D = 10 \times 10^{-3} \text{ A}$$
$$T = 27^\circ + 273 = 300 \text{ K}$$

$$V_T = \frac{T}{11600} = \frac{300}{11600} = 0.026 \text{ V}$$

$I_S = ?$

$$I_D = I_S \left(e^{\frac{V_D}{\eta V_T}} - 1 \right)$$

$\eta = 1$

Putting values and solving


$$I_S = 6.67 \times 10^{-9} \text{ mA}$$

$$\text{or } I_S = 6.67 \times 10^{-7} \text{ A}$$

Characteristics of P-N junction Diode

$$I_D = I_S \left(e^{\frac{V_D}{nV_T}} - 1 \right)$$

When $V_D = 0$ (no applied bias)
 $I_D = I_S (e^0 - 1) \Rightarrow I_D = 0$



forward bias

$\uparrow V_D \downarrow V_b \downarrow$

when $V_D = V_b \rightarrow$ flood of electrons crossing junction and we have rapid increase current.

Germanium $V_b = 0.3 \text{ V}$ Silicon $V_b = 0.7 \text{ V}$

reverse bias



$$I_D = I_S \left(e^{\frac{V_D}{nV_T}} - 1 \right)$$

$V_D < 0$

$I_S \rightarrow$ also called leakage current
 $I_D \approx I_S$ ($I_{maj} \approx 0$)

Called breakdown voltage because voltage breakdown of diode occurs at Breakdown?

On increasing reverse bias to a very high value the electrons acquired a very high kinetic energy they will break the covalent bonds become free. These free electrons collide with more electrons and make them free too. This process will continue like a chain reaction.

Peak Inverse Voltage (PIV)

The maximum reverse bias voltage that can be applied across the diode before entering the zener or breakdown region.


Effect of temperature on VI characteristics

In forward bias the characteristics of silicon diode shift to the left at a rate of $2.5 \text{ mV per degree } ^\circ\text{C}$ rise in temperature.

On decreasing shift to right.

In ~~forward~~ Reverse bias the reverse saturation current (I_s) doubles for every 10°C rise in temperature.

I_s should be closer to 10 pA for most temperature applications.



$25^{\circ}\text{C} \Rightarrow V_D = 0.7\text{V}$
 For 100°C rise in temp at 125°C
 $100 \times 2.5\text{mV} = 0.25\text{V}$

V_D will reduce by 0.25V .
 New $V_D = 0.7 - 0.25 = 0.45\text{V}$

koracademy.com

For 100° drop in temp i.e. at -75°C .
 $100 \times 2.5\text{mV} = 0.25$

New $V_D = 0.7 + 0.25 = 0.95$


Forward potential increases when we decrease temperature and forward potential decreases when we increase the temperature.

For 100°C rise in temp at 125°C .
 $25^{\circ}\text{C} \rightarrow 10\text{nA} \Rightarrow 35^{\circ}\text{C} \rightarrow 20\text{nA} \Rightarrow 45^{\circ}\text{C} \rightarrow 40\text{nA}$
 $55^{\circ}\text{C} \rightarrow 80\text{nA} \Rightarrow 65^{\circ}\text{C} \rightarrow 160\text{nA} \Rightarrow 75^{\circ}\text{C} \rightarrow 320\text{nA}$
 $85^{\circ}\text{C} \rightarrow 640 \Rightarrow 95^{\circ}\text{C} \rightarrow 1280\text{nA} \Rightarrow 105^{\circ}\text{C} \rightarrow 2560$
 $115^{\circ}\text{C} \rightarrow 5120 \Rightarrow 125^{\circ}\text{C} \rightarrow 10240\text{nA}$ or $10.244\mu\text{A}$

Germanium has high saturation current so less applications and use less for silicon and gallium arsenide.
 Most popular


Ideal Vs Practical Diode

Forward Bias



Generous flow of current.

Reverse Bias



Very small current

$$I_D = I_{maj} - I_S$$

Diode resistance $r_D \rightarrow$ very small

$r_D \rightarrow$ very large

practical diode

$$r_D = 0$$


$$I_S \approx 0 \quad r_D \approx \infty$$

for ideal diode

Acts as closed mechanical switch

Acts as open mechanical switch

Semiconductor diode only permits the current flow in one direction whereas in mechanical switch current can flow in both directions



- practical diode

$V_D = I_D r_D \Rightarrow V_D = 0$
 ideal diode

$V_D = I_D r_D \Rightarrow I_D = \infty$

Equivalent Circuits


Equivalent Circuits?

An equivalent circuit is a combination of elements (like R, C, L) properly chosen to best represent the actual characteristics of a device in a particular operating region.


We will use linear equivalent circuit

we will assume the curve to be linear with small non-linearity.

$r_D = \frac{1}{\text{slope}} = \frac{V_D}{I_D}$
 slope = $\tan \theta = P/B$
 $V_D = I_D r_D \Rightarrow V_D = \frac{V_D}{I_D} I_D$



$\frac{1}{\text{slope}} = \frac{V_D}{I_D} = r_D$





At 0.8V the $I_D = 10\text{mA}$ and we have find r_D .
 $r_D = \frac{(0.8 - 0.7)}{(10 - 0) \times 10^{-3}}$
 $r_D = 10 \Omega$

(ii) constant voltage Drop / Simplified circuit




Two assumptions:

- (i) Consider I_{meq} and ignoring small non-linearities
 - (ii) Consider $V_D = 0 \Rightarrow \frac{1}{\text{slope}} = 0 \Rightarrow \text{slope} = \infty$
- $\Rightarrow \tan \theta = \infty \quad \theta = \tan^{-1}(\infty) \Rightarrow \theta = 90^\circ$




(iii) Ideal equivalent circuit

$V_D = 0 \quad V_b = 0$



replace diode by its series potential?


(1.8 - 1.1V)



no cut so per circuit -

Line Analysis of Diode

used for non linear electric circuits. \Rightarrow That not follow ohm's law.




When $V_D = 0$

$$\textcircled{1} \Rightarrow V = I_D R_L \Rightarrow \boxed{I_D = \frac{V}{R_L}}$$

When $I_D = 0$

$$\textcircled{1} \Rightarrow \boxed{V = V_D}$$



Slope of load line?

$$\Rightarrow V = I_D R_L + V_D$$

$$\frac{V}{R_L} = I_D + \frac{V_D}{R_L}$$

$$\Rightarrow I_D = \frac{V}{R_L} - \frac{V_D}{R_L}$$


As line equation $y = mx + c$

So rearranging $I_D = -\frac{V_D}{R_L} + \frac{V}{R_L}$

$c = \frac{V}{R_L}$ slope (m) = $-\frac{1}{R_L}$

So by changing R_L , the Q point will also change because slope will change

Q. Determine the Q point and V_R (voltage drop across resistor).



$V_D = 0.8$ (graph)
 $V = 10V$ $R_L = 10^3$

KVL $10 - 10^3 I_D - V_D = 0$

$$10 = 1 \times 10^3 I_D + V_D$$

I_D when $V_D = 0$

$$10 = 10^3 I_D$$

$$\Rightarrow I_D = 10mA$$

when $I_D = 0$
 $I_D = 10^3 (0) + V_D$
 $\Rightarrow V_D = 10$

$I_D = (0.8, 9.2)$



always less
 $R_D = I_D R_L$
 $= (9.2 \times 10^{-3}) (1 \times 10^3)$
 $\Rightarrow V_R = 9.2 \text{ volts}$


Resistance Levels (DC Resistance) ①
 The operating point of diode moves,
 resistance of diode will also change.

When we apply a DC voltage to a circuit
 semiconductor diode the operating
 point will not change with time because
 and V_D will not change in case of DC.

$$R_D = \frac{V_D}{I_D}$$



Determine the DC resistance levels for the
 diode at (a) $I_D = 2 \text{ mA}$ (b) $I_D = 20 \text{ mA}$
 $V_D = -10 \text{ V}$



$$(a) R_D = \frac{0.5}{2 \times 10^{-3}} \Rightarrow R_D = 250 \Omega$$

$$(c) R_D = \frac{10}{1 \times 10^{-6}} \Rightarrow R_D = 10 \text{ M}\Omega$$

$c < a < b$
 $c > a > b$


Currents
 Resistance

② AC Resistance


When we apply an AC input in place of DC, the input will vary and will move the instantaneous operating point up and down.

In DC input $R_D = \frac{V_D}{I_D}$ we cannot use this equation

for AC input.



Recovering the region of Q point.



tangent line
at point

$$r_d = \frac{\Delta I_D}{\Delta V_D}$$

$r_d \propto$ slope

numerical problems we will use;

$$r_d = \frac{26mV}{I_D}$$

diode current $I_D = I_S (e^{V_D/nV_T} - 1)$

$$I_D = I_S e^{V_D/nV_T} - I_S \rightarrow \text{①}$$

$$\frac{dI_D}{dV_D} = I_S \frac{d}{dV_D} (e^{V_D/nV_T}) - \frac{d}{dV_D} (I_S)$$

constant

As $\frac{d}{dx} e^{ax} = a e^{ax}$

$$\Rightarrow \frac{dI_D}{dV_D} = \frac{I_S e^{V_D/nV_T}}{nV_T} \quad I_D + I_S$$

As $I_D \gg I_S \quad I_S \downarrow 0$

$$\Rightarrow \frac{dI_D}{dV_D} = \frac{I_D}{nV_T} \quad \text{or} \quad \frac{dV_D}{dI_D} = \frac{nV_T}{I_D}$$

If $n = 1 \quad V_T = 26mV$

$$\Rightarrow r_d = \frac{dV_D}{dI_D} = \frac{26mV}{I_D}$$

When I_D is small, $\eta \neq 1$,
 This equation is not valid near $\eta = 2$
 The




③ Average AC Resistance

When input voltage is large, it produces a broad swing in the characteristics and the resistance in this region is known as average AC resistance.

The average AC resistance is the resistance determined by a straight line drawn between the two intersections obtained by the maximum and minimum values of input voltage.

$$r_{av} = \frac{\Delta V_d}{\Delta I_d} \quad \text{point to point}$$



$V_{min} = 0.650V$
 $I_{D_{min}} = 2mA$
 $V_{max} = 0.725V$
 $I_{D_{max}} = 17mA$

$$r_{av} = \frac{0.725 - 0.650}{17mA - 2mA}$$

$$r_{av} = \frac{0.075}{15mA}$$


$$\Rightarrow r_{av} = 5\Omega$$

$V_d / I_D = 0.65 \Rightarrow 5\Omega$

$V_d / I_D = 0.725 < 5\Omega$

Series Diode Configurations


state of diode \rightarrow ON (match the direction of current with arrow of the diode)
 \rightarrow OFF



$$V - V_b - V_R = 0 \quad \text{or} \quad V_R = V - V_b$$

$$I_D = I_R = V_R / R$$

if the direction of diode is reversed;




Directions are not matching so diode is off and its equivalent model is an open circuit.



$$I_D = 0 \quad \text{and} \quad V_R = 0$$

Determine the current I in the shown configuration using constant voltage drop model. Diode is ON $\rightarrow V_b$




KVL to the loop


$$20V - 20I - 0.7V = 0$$

$$\Rightarrow I = \underline{965mA}$$


Q. Determine V_o and I_D .



Redrawing,



Equivalent Circuit;



$$-5V + 0.7V = V_o$$


$$\Rightarrow \underline{V_o = -4.3V}$$

Similarly

$$0V - 2.2I_D = V_o$$

$$-2.2I_D = -4.3V \Rightarrow \underline{I_D = 1.95mA}$$

How to deal with potential at points?




$$V_A - V_B = ?$$

Starting from V_A ;

$$V_A - 5V + 6V + 8V - 15V = V_B$$


$$V_A - V_B = 6V$$

Let $V_B = 4V \Rightarrow V_A = 10V$.



Direction of current matches direction of diode so both are forward biased.

The equivalent model is as;




Starting from 20V

$$20V - 0.7V - 0.3V - 2I_D - 2I_D = 0$$


$$\Rightarrow I_D = 4.75mA$$

Similarly $V_o - 2I_D = 0$

$$\Rightarrow V_o = 9.5V$$



equivalent circuit;



$$20V - 6.8 I_D - 0.7V = -10V$$


$$\Rightarrow I_D = 4.30 \text{ mA}$$

For V_0

$$20V - 6.8 I_D = V_0$$


$$\Rightarrow V_0 = -9.3V$$

Parallel Diode Configurations.



$V_0, I_1, I_{D1}, I_{D2} = ?$ Both diodes are ON

The equivalent model



KCL at the node;

$$I_1 = I_{D1} + I_{D2}$$

As $I_{D1} = I_{D2}$ let I_D


$$I_1 = 2 I_D$$

$$\Rightarrow I_D = \frac{I_1}{2} = \frac{28.18}{2} = 14.09 \text{ mA.}$$




Parallel and Series Parallel Configurations.

Determine V_o and I_D



Diodes are forward biased \rightarrow ON




$$+10V - 0.7V - 0.7V - 2I_D - 4I_D = 0$$

$$I_D = 1.55mA$$

Also

$$V_o - 4I_D = 0 \Rightarrow V_o = 6.2V$$

Q. Determine V_o and I



$$\rightarrow 16V - 0.7V - 0.7V - 4.7I = 12V$$

$$\Rightarrow I = 0.55mA$$

$$\rightarrow V_o - 4.7I = 12V$$

$$\Rightarrow V_o = 14.6V$$

Introduction to Rectifier Circuits

Rectification \rightarrow correction of error

eg when you rectify (correct) AC voltage you get DC voltage.



koracademy.com


After filtration we have pure dc

Three types of rectifier circuits.

- (i) Half wave " "
- (ii) Full wave " "
 - \rightarrow Center tap
 - \rightarrow Bridge type


Half Wave Rectifier

In HWR, only one half of the ac voltage is rectified, for the other half we get zero voltage.



For $\frac{V_i}{\text{biased}}$ the half cycle \rightarrow diode is forward

$$V_i - V_b - I r_D - IR = 0$$



$$I = \frac{V_i - V_b}{r_D + R}$$


$$V_o = IR$$

$$V_o = \left(\frac{V_i - V_b}{r_D + R} \right) \times R$$


$$V_o = \left(\frac{R}{r_D + R} \right) V_i - \left(\frac{R}{r_D + R} \right) V_b$$

As $r_D \ll R \Rightarrow V_o = V_i - V_b$

For negative half cycle, the diode is reverse biased, and act as open circuit.



As $I = 0 \Rightarrow V_o = IR = (0)R$
 $\Rightarrow V_o = 0$



Average output voltage

$$V_o = V_m \sin \omega t \quad 0 \leq \omega t < \pi$$

$$V_o = 0 \quad \pi \leq \omega t \leq 2\pi$$

$$\Rightarrow V_{av} = \frac{1}{2\pi} \int_0^{2\pi} V_o \, d\omega t$$

$$= \frac{1}{2\pi} \left[\int_0^{\pi} V_m \sin \omega t \, d\omega t + \int_{\pi}^{2\pi} 0 \, d\omega t \right]$$

$$= \frac{1}{2\pi} \int_0^{\pi} V_m \sin \omega t \, d\omega t$$

$$= \frac{V_m}{2\pi} (-\cos \omega t) \Big|_0^\pi$$

$$= \frac{V_m}{2\pi} (-\cos \pi - (-\cos 0)) = \frac{V_m}{2\pi} \times 2$$

$$\Rightarrow \boxed{V_{avg} = \frac{V_m}{\pi} = 0.318 V_m}$$

Average Load Current

$$I_{avg} = \frac{V_{avg}}{R} = \frac{V_m}{\pi} \div R = \frac{V_m}{\pi R}$$

$$I_{rms} = \frac{I_m}{2}$$


$$\Rightarrow \boxed{I_{avg} = \frac{I_m}{\pi}}$$

$$\boxed{I_{rms} = \frac{I_m}{2}}$$

Full Wave Bridge Rectifier

→ Ripple factor in H.W.R is 121%

→ Efficiency of H.W.R is 40.56%



tie HC
D2 and D3
forward biased
D1 and D4 closed circuit.

KVL (ideal) $+V_o - V_i = 0$
 $\boxed{V_o = V_i}$


For constant voltage drop model $\boxed{V_o = V_i - 2V_b}$

For piecewise linear mode \rightarrow um


$$V_o = V_i - 2V_b - 2I_d R_d$$

for negative half cycle D_1 and D_2 will be forward biased.

$$+V_o - V_i = 0 \Rightarrow V_o = V_i$$




Full Wave Center Tapped Rectifier




$$\frac{N_p}{N_s} = \frac{V_p}{V_s} \Rightarrow \frac{1}{2} = \frac{V_i}{V_s}$$

$$\Rightarrow V_s = 2V_i$$



Parameters

Average (dc) load wattage



$$V_o = V_m \sin \omega t \quad 0 \leq \omega t < \pi$$

$$V_{av} = V_{dc} = \frac{1}{\pi} \int_0^{\pi} V_m \sin \omega t \, d\omega t$$

$$\boxed{V_{av} = \frac{2V_m}{\pi}}$$

Average load current

$$I_{avg} = \frac{V_{av}}{R} = \frac{2V_m}{\pi R}$$

$$\Rightarrow \boxed{I_{avg} = \frac{2I_m}{\pi}}$$

RMS load current

$$\boxed{I_{rms} = \frac{I_m}{\sqrt{2}}}$$

RMS load wattage

$$V_{rms} = I_{rms} R = \frac{I_m}{\sqrt{2}} \times R$$

$$\Rightarrow \boxed{V_{rms} = \frac{I_m R}{\sqrt{2}}}$$

$$\boxed{V_{rms} = \frac{V_{av}}{\sqrt{2}}}$$

Form factor of full wave rectifier

$$F.F = \frac{V_{rms}}{V_{av}} \quad \text{or} \quad \frac{I_{rms}}{I_{av}}$$

As $V_{rms} = V_m / \sqrt{2}$ and $V_{av} = 2V_m / \pi$

$$\Rightarrow F.F = \frac{V_m / \sqrt{2}}{2V_m / \pi} = \frac{\sqrt{2}}{2/\pi}$$

$$F.F = 1.1$$

koracademy.com

Ripple Factor

%age of AC component in the rectified output.

ac \rightarrow dc

\hookrightarrow ideally ac = 0 \Rightarrow $\gamma = 0$

$$\gamma = \sqrt{(F.F)^2 - 1}$$

$$\gamma \% = \sqrt{(F.F)^2 - 1} \times 100 \%$$

As $F.F = 1$

\Rightarrow

$$\gamma \% = 48.1 \%$$

For half wave rectifier

$$\gamma \% = 121 \%$$

Efficiency = $\frac{\text{output dc power}}{\text{input ac power}} \times 100\%$

As $P = I^2 R \Rightarrow \eta = \frac{I_{dc}^2 R}{I_{rms}^2 R}$

As $I_{dc} = \frac{2 I_m}{\pi}$ $I_{rms} = \frac{I_m}{\sqrt{2}}$

$\eta = \frac{4 I_m^2 / \pi^2}{I_m^2 / 2} \times 100\% = \frac{8}{\pi^2} \times 100\%$

$\Rightarrow \boxed{\eta = 81.13\%}$

Efficiency of half wave rectifier

$\boxed{\eta = 40.156\%}$


Peak Inverse Voltage

For full wave bridge rectifier circuit;

$\boxed{PIV \geq V_m}$

For centre tapped circuit;

$\boxed{PIV \geq 2V_m}$



Calculate; Assuming the diodes are ideal.
 (a) dc output voltage. (V_{dc} or V_{avg})

$$f_{in} = 50 \text{ Hz} \qquad \frac{N_p}{N_s} = \frac{10}{1}$$

$$\text{As } \frac{N_p}{N_s} = \frac{V_p}{V_s} = \frac{10}{1} = \frac{220}{V_s}$$

$$\Rightarrow V_s = \frac{220}{10} \Rightarrow \boxed{V_s = 22 \text{ V}}$$

$$\text{As } V_{av} = V_{dc} = \frac{2 V_m}{\pi} \rightarrow \text{peak or maximum}$$

$$\text{As } V_{rms} = \frac{V_m}{\sqrt{2}} = 22 \Rightarrow V_m = 22 \times \sqrt{2}$$

$$\Rightarrow \boxed{V_m = 31.11 \text{ V}}$$

$$V_{dc} = \frac{2 (31.11)}{3.14} \Rightarrow \boxed{V_{dc} = 19.81 \text{ V}}$$

(b) Rectification efficiency ($\eta\%$)

$$\eta = \frac{P_{out}}{P_{in}} = \frac{I_{dc}^2 R}{I_{rms}^2 R} = \frac{V_{dc}^2 / R}{V_{rms}^2 / R}$$


$$\eta\% = \frac{V_{dc}^2}{V_{rms}^2} \times 100\% = \frac{(19.81)^2}{(22)^2}$$

$$\Rightarrow \boxed{\eta = 81.08\%}$$

Peak inverse voltage (PIV)

$$PIV \geq V_m \Rightarrow PIV \geq 31.1 \text{ volts}$$

Output frequency (f_o)



Time period \rightarrow time taken by a waveform repeat itself.


$$T' = \frac{1}{2} T \Rightarrow T = 2T'$$

$$f = \frac{1}{T} \Rightarrow T = \frac{1}{f} = \frac{1}{2f_m}$$

$$\Rightarrow f = 2f_m \Rightarrow \boxed{f = 100 \text{ Hz}}$$

Introduction to Zener Diode

Zener diode is a special diode \rightarrow widely used in voltage regulation.



Two types of breakdown.

(i) Avalanche breakdown.

We apply a high reverse bias across the diode. \rightarrow The electrons gain kinetic energy and break the covalent bond and they also free more electrons due to collisions and we have a chain reaction and because of this large current is produced.

Occurs in lightly doped diodes (normal diodes) and highly doped diodes (Zener diodes).

(ii) Zener Breakdown.

Here we can achieve the breakdown much earlier because we increase the doping level on both (P and N) sides.

Breakdown is initiated by direct rupture of covalent bonds. \rightarrow happens due to strong electric field at the junction developed by high reverse bias potential.



- High power dissipation capability. \rightarrow they can easily work in breakdown region.

- Properties will not degrade \rightarrow As a normal diode does not work when reverse biased but Zener diode will.

- In forward bias region, Zener diode acts as a normal diode. \rightarrow similar characteristics.

Zener diode acts as voltage regulator when operate it in reverse bias region.



Symbol



for first region \rightarrow before breakdown \rightarrow acts as a normal diode.

V_{zk} \rightarrow voltage after which breakdown occurs.


I_{zk} \rightarrow knee current




$$V_z = V_{z0} + Y_z \times I_z$$

$$Y_z = \frac{1}{\text{slope}}$$

If Y_z is considered to be very small.




$$V_z = V_{z0}$$



Normal diode Zener diode \rightarrow depletion layer is narrower than normal diode

eg for normal diodes breakdown voltage $> 6V$
for Zener diodes breakdown voltage $< 6V$



koracademy.com

$$V_Z = V_{Z0} + I_Z r_Z$$

$V_Z = V_{Z0}$

Temperature effects on Zener voltage

The breakdown voltage of a Zener diode is very sensitive to the temperature of operation.

If we change the temperature, the breakdown voltage will also change

$$T_C = \frac{\Delta V_Z / V_Z}{T_1 - T_0} \times 100\% / ^\circ C$$

- \rightarrow temperature coefficient
- $\Delta V_Z \rightarrow$ change in Zener voltage.
- $V_Z \rightarrow$ Zener voltage at room temperature (25°)
- $T_1 \rightarrow$ new temp $T_0 \rightarrow$ initial (room) temperature

Calculate the change in zener voltage if voltage is 10V at 25°C and new temp is 100°C. Zener Temp Coefficient (T_c) is 0.072%/°C.

$$\Delta V_z = ? \quad V_z = 10V \quad T = 100^\circ C \quad T_0 = 25^\circ C$$

$$\Delta V_z = \frac{T_c V_z}{100\%} (T - T_0)$$

$$= \frac{(0.072)(10)}{100\%} (100 - 25^\circ C)$$

$$\Delta V_z = 0.54V$$

Zener Diode As Voltage Regulator.

voltage regulator?

It is a combination of elements designed to ensure that the output voltage of a supply remains constant.

Two regions in reverse bias condition;


1) When there is no breakdown \rightarrow zener diode is off.

1) After breakdown \rightarrow diode is ON.

So important to provide reverse bias potential more than the zener potential (V_z).

Understanding a basic regulator circuit;

Resistor limiting resistor



Four cases depending on V_i and R_L .

① V_i and R_L both are fixed.


Using thevenin's theorem;



$$V_{Th} = V_L = IR_L \Rightarrow V_{Th} = \frac{V_i R_L}{R + R_L}$$

If $V_{Th} \geq V_f \Rightarrow$ diode is ON \rightarrow breakdown
 If $V_{Th} < V_f \Rightarrow$ diode is OFF \rightarrow no breakdown

When diode is off, so open circuit in place of




KCL $I_R = I_L$

$$I_R = \frac{V_i}{R + R_L} = I_L$$

$V_L = I_R R$ $V_L = I_L R_L$

Replacing diode by its equivalent circuit.



KCL $I_R = I_L + I_D$

$$I_D = I_R - I_L$$


$$I_R = \frac{(V_i - V_D)}{R} \quad I_L = \frac{V_L}{R_L} = \frac{V_D}{R_L}$$

($V_D = V_L$)

$$I_D = \frac{(V_i - V_D)}{R} - \frac{V_D}{R_L}$$


Also $P_D = I_D V_D$
 $P_D < P_{Dm}$

For the zener diode network, determine V_L , I_D and P_D . If $V_D = 10V$ $P_{Dm} = 30mW$



$V_i = 16V$ $R = 1k\Omega$
 $R_L = 1.2k\Omega$
 $V_D = 10V$

First find state of diode by using theorem → open circuit the diode.



$$16 - I(1k) - I(1.2k)$$

$$I = \frac{16}{1+1.2} \Rightarrow I = 7.27 \text{ mA}$$

$$V_R = V_L = I \times 1.2k = (7.27 \text{ mA})(1.2k)$$

$$\Rightarrow V_R = 8.72 \text{ V}$$

$V_R < V_Z \rightarrow$ diode is off

Case ① $\Rightarrow I_Z = 0$ and hence $P_Z = 0$.


KCL $I_R = I_L$ $V_R = I_R \times 1k\Omega$

$$I_R = \frac{16}{1+1.2k} \Rightarrow I_R = 7.27 \text{ mA}$$

$$V_R = 7.27 \text{ mA} \times 1.2k \Rightarrow V_R = 8.72 \text{ V}$$

$$V_L = I_L \times 1.2k = (7.27)(1.2) \Rightarrow V_L = 8.72 \text{ V}$$

② V_i is fixed, R_L is variable



When load resistance (R_L) is too small voltage across Zener diode will be smaller than V_Z and so the diode will be OFF.

$R_L = 0$ zener diode will be short
 $\Rightarrow V_{th} = 0$

we need to find minimum load resistance
 will turn the diode ON and then we
 find the maximum load resistance.

condition for minimum load resistance (R_L)
 voltage to turn zener diode ON is V_Z .

Applying Thevenin's theorem; $V_{th} = \frac{V_i R_L}{R_i + R_L} = V_Z$

$$V_Z = V_L$$

$$V_Z = \frac{V_i R_L}{R_i + R_L} \Rightarrow V_Z (R_i + R_L) = V_i R_L$$

$$V_Z R_i + V_Z R_L = V_i R_L \Rightarrow V_i R_L - V_Z R_L = V_Z R_i$$

$$R_{L \min} = \frac{V_Z R_i}{V_i - V_Z}$$

\Rightarrow current will be maximum.

$$I_{L \max} = \frac{V_L}{R_{L \min}} = \frac{V_Z}{R_{L \min}}$$

KCL to the only node

$$\Rightarrow I_R = I_{Z \min} + I_{L \max}$$

$$I_{Z \min} = I_R - I_{L \max}$$

$$= \frac{V_i - V_Z}{R_i} - I_{L \max}$$

Condition For maximum load resistance

$$R_{L \max} \Rightarrow I_{L \min} \Rightarrow I_{Z \max}$$

We know that


$$P_{Z \max} = I_{Z \max} V_Z$$

$$\Rightarrow \frac{P_{Z \max}}{V_Z} = I_{Z \max}$$

$$I_{L \min} = I_R - I_{Z \max} = \left(\frac{V_1 - V_Z}{R} \right) - \frac{P_{Z \max}}{V_Z}$$

$$R_{L \max} = \frac{V_1}{I_{L \min}} = \frac{V_Z}{I_{L \min}}$$

Q. Determine the minimum and maximum values of load resistance R_L .



$$\begin{aligned} R &= 222 \Omega \\ V_1 &= 20 \text{ V} \\ V_Z &= 10 \text{ V} \\ P_{Z \max} &= 400 \text{ mW} \end{aligned}$$

$$R_{L \min} = \frac{V_Z R}{V_1 - V_Z} = \frac{(10)(222)}{20 - 10}$$

$$\Rightarrow R_{L \min} = 222 \Omega$$

$$I_{L \max} = \frac{V_Z}{R_{L \min}} = \frac{10}{222} \Rightarrow I_{L \max} = 45 \text{ mA}$$

P_{Zmax} ?

$$P_{Zmax} = I_{Zmax} V_Z \Rightarrow 400mW = I_{Zmax} \times 10$$

$$\Rightarrow I_{Zmax} = 40mA$$


$$I_{Lmin} = I_R - I_{Zmax} = 45mA - 40mA$$

$$I_R = V_i - V_Z / R$$

$$I_{Lmin} = 5mA$$

$$R_{Lmax} = \frac{V_Z}{I_{Lmin}} = \frac{10}{5mA} \Rightarrow R_{Lmax} = 2k\Omega$$

Variable V_i and Fixed R_L



Condition for minimum input voltage.
The least value of V_i required to turn the diode ON.

Thevenin's theorem $V_{th} \Rightarrow V_Z \rightarrow ON$
 \hookrightarrow minimum

$$V_{th} = \frac{V_i R_L}{R + R_L} = V_Z$$

$$\Rightarrow V_{i,min} = \frac{V_Z (R + R_L)}{R_L}$$

Condition For Maximum Voltage V_i

The maximum input voltage V_i by the value of maximum zener current I_{Rmax} β limited

$$\text{KCL } I_R = I_Z + I_L$$

I_R and I_Z are marked with "max" in red. A red arrow points from I_Z to I_R .

$$I_L = \frac{V_L}{R_L} = \frac{V_Z}{R_L}$$

$V_Z \rightarrow$ mentioned in data sheet
 $I_L, R_L \rightarrow$ fixed

$$\text{KVL } V_i - V_R - V_Z = 0$$

V_i and V_R are marked with "max" in red.


$$V_i = V_R + V_Z$$

V_i and V_R are marked with "max" in red.

$$V_{Rmax} = I_{Rmax} R \Rightarrow V_i = I_{Rmax} R + V_Z$$

The equation $V_i = I_{Rmax} R + V_Z$ is enclosed in a red box.

④ Both V_i and R_L are Variable



Under such condition, we have to calculate the dynamic range of current limiting resistance R (series resistance)

$$R_{min} = \frac{V_{i_{max}} - V_Z}{I_{Rmax}}$$


The equation is enclosed in a red box.

$$R_{max} = \frac{V_{i_{min}} - V_z}{I_{R_{min}}}$$

variable problems in zener diodes;
 $I_R \geq I_L + I_Z$

$$\frac{V_i - V_z}{R} \geq I_L + I_Z$$

Determine the range of input voltage (V_i) that will maintain zener diode ON state. $V_z = 20V$ $I_{Z_{max}} = 60mA$



As $V_{i_{min}} = \frac{V_z (R + R_L)}{R_L} = \frac{20(220 + 1.2k)}{1200}$

$\Rightarrow V_{i_{min}} = 23.67 V$

$V_{i_{max}} = V_{R_{max}} + V_z$
 $= I_{R_{max}} R + V_z \rightarrow \text{①}$

KCL $I_R = I_Z + I_L$

$I_{Z_{max}} \Rightarrow I_{R_{max}}$ B/c I_L is fixed.

$$I_L = \frac{V_L}{R_L} = \frac{V_Z}{R_L} = \frac{20}{1200}$$

$$\Rightarrow I_L = 16.67 \text{ mA}$$

$$\Rightarrow I_{R_{max}} = 60 \text{ mA} + 16.67 \text{ mA}$$

$$\Rightarrow I_{R_{max}} = 76.67 \text{ mA}$$


$$\textcircled{1} \Rightarrow V_{max} = (76.67 \text{ mA})(220) + 20$$

$$\Rightarrow V_{max} = 36.867 \text{ V.}$$


Range of $V_i = 23.67 - 36.86$ Volts.

Q. The knee current of ideal zener diode is 10 mA . To maintain 5 volts across R_L , the minimum value of R_L and minimum power rating of the diode are;

For normal zener diode




ideal diode



$$I_{zmin} = 10 \text{ mA}$$

$$R = 100 \Omega$$

$$V_z = 5 \text{ V} \quad V_i = 10 \text{ V}$$



$$I_R = \frac{V_i - V_z}{R} \Rightarrow \frac{10 - 5}{100} = 10 \text{ mA} + I_{Lmax}$$

$$\Rightarrow I_{Lmax} = 40 \text{ mA}$$

$$R_{Lmin} = \frac{V_L}{I_{Lmax}} = \frac{V_z}{I_{Lmax}} = \frac{5 \text{ V}}{40 \text{ mA}}$$

$$\Rightarrow R_{Lmin} = 125 \Omega$$

Power rating

$$\text{Power} = I_{zmax} \times V_z$$


$$I_{2\text{max}} = 50\text{mA}$$

$$\text{B/C } I_{2\text{max}} = I_c + \frac{I_c}{\sqrt{2}}$$


$$\text{Power} = 50\text{mA} \times 5\text{V} \\ = 250\text{mW}$$

Introduction To Clippers.

In case of half wave rectifier;



Full wave rectifier.



We use diodes along with resistors and capacitors to shape waveforms. \rightarrow circuits are called wave shaping circuits.


Clippers and clampers are wave shaping circuits.

If we want to clip portion of the waveform we use clippers and if we want to shift or clamp the dc. with

level we use clippers.

Half wave rectifier is the simplest example of a clipper circuit in which we clip off the negative half cycle.

clippers;




Clippers

Clippers are networks that use diodes to clip a portion of input signal without disturbing the remaining part of the waveform.

Eg in H.W.R the negative cycle is clipped whereas the positive is not disturbed.

Clippers



Series \rightarrow diode is connected in series with load resistance.




In case of biased clippers, there is an additional DC source present in the clipper circuit.

All these four are further classified into

- i. Positive clippers. \rightarrow the positive portion of wave is clipped
- ii. Negative clippers. \rightarrow the negative portion of wave is clipped

eg H.W.R is a negative clipper.



Example



Unbiased Series Clippers.

Practical circuit to be replaced with its better points

Determine V_o for the shown input.




$$V_o = V_i \quad 0 \leq t < T/2$$

$$= 20V$$





$$V_o = 0V \quad T/2 \leq t \leq T$$



Negative unbiased series clipper

Q2. Determine V_o for the following



$$V_i + V_o - 0.7 = 0$$


$$V_o = -V_i + 0.7$$

$$= -(20) + 0.7$$

$$V_o = -19.3V$$

only 20 not -



$V_o = 0$ if $V_i < V_b$




Positive unbiased series clipper.

Biased Series Clipper

Determine V_o



Both the sources are 14.3 V
Forward biasing the silicon diode!



koracademy.com


$$V_o = V_i - 0.7 + 5V$$

$$V_i = 10$$

$$V_o = 14.3 V$$

State of the diode will depend on the greater magnitude voltage source.


$10 > 5 \Rightarrow$ reverse biased.





$V_o = 0V$
as there is no flow of current.

Negative clipper.

Q Determine V_o if $V_m = 20V$



in the first half cycle 3V supply is forward biasing the diode and V_i is reverse biasing it. So till when V_i is less than 3V the diode will be ~~reverse~~ forward and $V_i > 3V \rightarrow$ reverse



- represent $V_i < 3$

f.o.B

$V_i < 3V$

$V_o = V_i - 3V \rightarrow$

$V_i = 0 \quad V_o = -3$


$V_i \geq 3V$

R.B

$V_o = 0V$

$V_i = 3 \quad V_o = 0$

Both sources are fixed during clude




$V_i + V_o + 3V = 0$

$V_o = -V_i - 3V$


$\Rightarrow V_i = 0 \Rightarrow V_o = -3$

$V_i = 20 \Rightarrow V_o = -23V$

Unbiased Parallel Clippers.




$V_i \geq 0 \rightarrow$ diode forward biased.



$V_o = 0$

current will travel through least resistive path



diode \rightarrow reverse biased

$V_i + V_o - V_R = 0$

$V_o = -V_i + V_R$



$V_o = -V_i$

$V_o \gg V_R$

As $R \ll R_L$


Biased Parallel Clippers.

diode \rightarrow ideal




V_i is forward biased
4V since it is reverse biased

F.O.B when $V_i > 4V$



$V_o = 4V$

R.O.B when $V_i < 4V \Rightarrow V_o = V_i$



$V_o = V_R - V_i = 0$

$V_R = 0$ as no current

$\Rightarrow V_o = V_i$

(V_o = V_i)




$V_o = V_i$

Positive clipper.


Zener Diode Clipping Circuits:

When zener diode is forward biased, its behavior is same as normal diode.

In reverse bias condition, zener diode works as voltage regulator when $V_{rb} \geq V_z$ and is replaced by



When $V_{rb} < V_z \Rightarrow$



Reverse biased

$V_i < V_z \Rightarrow V_o = V_i$

$V_i > V_z \Rightarrow V_o = V_z$



forward biased

$V_i < 0.7 \Rightarrow V_o = V_i$

$V_i > 0.7 \Rightarrow V_o = 0.7$

Combination Clipper Circuit

It is a combination of biased positive and biased negative clipper circuit.




$R \ll R_L$
 $V_R \approx 0$


D_1 is reverse biased due to V_{B1} and D_2 due to V_{B2}

V_i is f.B D_1 and r.B D_2

- (a) $V_i < V_{B1} \Rightarrow D_1$ is r.B
- $V_i > V_{B1} \Rightarrow D_1$ is f.B



- (a) $\Rightarrow V_o = V_i$
- (b) D_1 s.c $D_2 \rightarrow$ o.c
- $V_o = V_{B1}$



V_i will $V > B$ D_1
 V_i $< B$ D_2 but $V_{B2} > B$ D_2

$$V_i < V_{B2} \Rightarrow R \cdot B \Rightarrow V_o = V_i$$


$$V_i > V_{B2} \Rightarrow F \cdot B \Rightarrow V_o = V_{B2}$$

Both positive and negative cycles clipped.

Transfer Characteristics of Clipper Circuits.


T.C is graph between input voltage and output voltage.

x axis $\Rightarrow V_i$ y axis $\Rightarrow V_o$




T.C = ?


$$V_o = \begin{cases} V_i & V_i \geq 0 \\ 0 & V_i < 0 \end{cases}$$



Example 2



$$V_o = \begin{cases} V_i \\ V_1 \\ -V_2 \end{cases} \quad \begin{matrix} -V_2 < V_i < V_1 \\ V_i > V_1 \\ V_i < -V_2 \end{matrix}$$



Introduction to Clamper.

A clamper is a network constructed with a diode, resistor, and a capacitor that shifts the waveform to a different dc level without changing appearance of the applied signal.

OR we can say that;


A circuit that places either positive or negative peak of the input signal at a desired dc level.

We have capacitor so definitely there will be charging and discharging. $\tau = RC$

Capacitor must not discharge during the interval when diode is off.

$T/2 \rightarrow \text{off}$ $\tau \gg T/2$

Example




$V_o = 0$

$R = 0 \Rightarrow \tau = 0$
Capacitor charges immediately.

$$+V_i - V_c = 0$$

$$V_c = V_i$$

As $V_i = +V \Rightarrow V_c = V$




Capacitor will not discharge due to high value of τ .

$$+V_i + V_o - V_c = 0$$

$$V_o = -V_i - V$$

$V_i = V \quad V_c = V \Rightarrow V_o = -V - V$

$$\Rightarrow V_o = -2V$$




Negative clamper.
b/c new dc level is more negative.

NOTE


- (i) Rms value remains same.
- (ii) Peak value changes.
- (iii) $\tau \gg T/2$

Positive And Negative clippers.



0 to $T/2 \Rightarrow V_i = -V$ when $V_i = +V_c$
 diode is $f \cdot B$


$V_o = 0$ b/c no current through R_L . All current will travel through short circuit.



$$V_i - V_c = 0 \Rightarrow V_c = V_i = \text{Ⓢ}$$

$$V_i = -(-V) \Rightarrow V_c = V$$

(As $-V_i = -V \Rightarrow V_i = V$)
 $\hookrightarrow V_i = -ve$



$$V_c - V_o + V_i = 0 \quad \text{KVL}$$

$$\Rightarrow V_o = V_i + V_c$$


$$V_i = V \quad V_c = V$$

$$\Rightarrow \boxed{V_o = 2V}$$

Positive clamper because new dc level more positive.


Biased Clamper Circuit

We use biasing in clampers to obtain the additional voltage swing.



$0 \text{ to } T/2 \Rightarrow V_i = 10 \text{ V}$ $D \rightarrow f \cdot B$
 $2 \text{ V} \rightarrow R \cdot B$

$\Rightarrow V_i > 2 \text{ V} \Rightarrow D \text{ is } f \cdot B \rightarrow \text{Short Ckt}$




$$V_o = 2 \text{ V}$$

$$V_i - V_c - 2 \text{ V} = 0$$

$$V_c = V_i - 2 \text{ V}$$

$$\Rightarrow V_c = 8 \text{ V}$$

$T/2 \text{ to } T$ $V_i = -10 \text{ V}$
 D is $r \cdot b$



$$V_i + V_o + V_c = 0$$


$$V_o = -V_i - V_c$$

$$V_o = -(-10) - 8$$

$$V_o = -18 \text{ V}$$

For the network in figure;

Calculate 5τ if $f = 1 \text{ kHz}$
 Compare 5τ to half the period of applied
 signal.
 Sketch V_o .



$$(a) \tau = RC$$

$$= (56000)(0.1 \times 10^{-6})$$

$$\tau = 5.6 \text{ ms.}$$

$$5\tau = 5(5.6 \text{ ms})$$

$$= 28 \text{ ms}$$

$$(b) T = \frac{1}{f} = \frac{1}{1 \times 10^3} \text{ s}$$

$$T = 1 \text{ ms}$$

$$\frac{T}{2} = 0.5 \text{ ms}$$


$$\Rightarrow 5\tau > T/2$$

$$28 \text{ ms} > 0.5$$

$$\frac{5\tau}{T/2} = \frac{28}{0.5} = 56$$

$$5\tau = 56(T/2)$$

$$(c) 0 \rightarrow T/2 \quad V_i = 10 \text{ V} \quad D \rightarrow f \cdot B$$




$$V_o = -1.3V$$

$$+V_i - V_c - 0.7 + 2 = 0$$

$$V_c = 10 - 0.7 + 2$$

$$V_c = 11.3V$$

T/2 to T $V_i = -10V$ Dis $\gamma = B$
 $2V \rightarrow$ biasing $V_i > 2V$ so Dis $\gamma = B$



$$+V_i + V_o + V_c = 0$$

$$V_o = -V_i - V_c$$

$$-10 - 11.3$$

$$V_o = 21.3V$$

Introduction to Bipolar junction transistor (BJT)


Transistor Invented in December 1947 by John Bardeen, Walter Brattain and William Shockley at Bell labs.
 \rightarrow junction version of transistor in 1951.
 Nobel prize in 1956.

BJT is a three terminal doped semiconductor device and is used in the amplification of weak signals and switching operations.

Physical structure of BJT

Two types NPN and PNP

Three regions in BJT \rightarrow the longest is collector, smallest is the base and medium sized is emitter.




Three regions so two junctions are formed

$J_1 \rightarrow$ emitter base junction.

$J_2 \rightarrow$ Collector base junction.


Two depletion regions.




Width $\rightarrow C > E > B$

Doping $\rightarrow E > C > B$

Cross section View:



Symbol



Generally NPN is used.

Two types of charge carriers in transistors;

- (i) electrons
- (ii) holes

So two types of polarities \rightarrow hence Bipolar.

Transistor \rightarrow transfer + resistivity.

$J_1 \rightarrow f_0 B \rightarrow$ very low resistance

$J_2 \rightarrow r_0 B \rightarrow$ high resistance.

Weak signal is introduced to low resistance
 output is taken at high resistance.
 BJT transfers a signal from
 low to high resistance.


Regions of operation.

As we have 2 junctions, we have
 possible ways of biasing the transistor.


E-B (J_1)	C-B (J_2)	Region of Operation
FoB FoB	RoB FoB	Active → amplifier Saturation → 'ON' mode w closed switch
RoB	RoB	Cut off region → OFF w open switch
RoB	FoB	Inverted active region rarely used. ← emitter and collector

Working of transistor:

in active mode;
 J_1 is FoB → very low resistance $R \approx 0$
 J_2 is RoB → very high resistance $R \approx \infty$



Consider the NPN transistor; we want to operate it in active mode



$J1 \rightarrow F \cdot B$ $J2 \rightarrow R \cdot B$

$V_b \rightarrow$ barrier potential for $J1$ and $J2$ when there is no biasing potential

And we have to analyze what will happen to V_b once we apply the biasing potentials to the transistor.



new barrier potential will decrease due to forward biasing $= V_b - V_{EB}$

new V_b will increase due to $R \cdot B = V_b + V_{CB}$

Base \rightarrow very small + lightly doped

V_b at J_1 is reduced so electrons from
 will cross over the junction and
 small amount of electrons will recombine
 base (because base is very small)
 most electrons will cross the
 J_2 due to high velocity \Rightarrow high KE

Let N electrons entered the base out of
 which $(1-\alpha)N$ electrons combined with the
 holes in the base and αN electrons
 moved to the collector.
 2% - 5% electrons combined in the base

Junction J_2 is reverse biased so there must
 be reverse saturation current through J_2 .
 We have minority charge carriers on N
 side (hole) and on P side (electron) \rightarrow
 so leakage (reverse saturation current will be
 there (I_{CO}) $c \rightarrow$ collector $o \rightarrow V_{EB}$ open circuit

$$I_c = \alpha I_E + I_{CO}$$

Relation b/w emitter current, base current and
 collector current?

First find direction of these three
 currents.

KCL


$$I_E = I_B + I_C$$

Three configurations of transistor:

- (i) Common Base
- (ii) Common Emitter \rightarrow mostly used
- (iii) Common Collector

① Common Base Configuration

Base is common to the input circuit and output circuit. and is grounded.



Diode \rightarrow single port \rightarrow simple I/V characteristics
 Transistor \rightarrow two ports \rightarrow we have i/p and o/p char.

i/p \rightarrow plot s/w i/p I (I_E) and V_{BE}

o/p \rightarrow o/p I is I_C and o/p V is (V_{CB})

$$V_{BE} = V_{EE} \quad V_{CB} = V_{CC}$$

$V_{BE} \neq V_{EB}$ and $V_{CB} \neq V_{BC}$ \rightarrow due to higher and lower potentials.

KCL; $I_E = I_B + I_C$ \rightarrow for active mode of operation

$$I_C = \alpha I_E + I_{CO} \rightarrow r.s.c$$

$$I_C = \alpha I_E + I_{CBO}$$

$$I_E \gg I_{CBO}$$

$$I_C = \alpha I_E$$

$$\alpha = \frac{I_C}{I_E}$$

common base current
 → amplifier factor
 gain = $\frac{\text{output}}{\text{input}}$

$$\alpha = 0.95 - 0.98$$

⇒ 95% to 98% emitter


current is the collector current.

Also there is 2-5% recombination in base.

$$I_B = (1 - \alpha) I_E$$

Input characteristics.

are simply the characteristics of forward biased diode → it is the graphical relation b/w i/p current and i/p voltage for different o/p voltages.



i/p $I = I_E$ o/p $V = V_{BE}$
 o/p $I = I_C$ o/p $V = V_{CB}$

Plot I_E Vs V_{BE} for different values of V_{CB}


Input characteristics of C.B.T is similar to a F.B diode.

Considering the active mode;



means

We are simply plotting for diode




But what happens to - when we change V_{CB} ?

Early Effect / Base Width Modulation
 ↳ named after James M early.

There is modulation of base width when we increase the output voltage.

$R = B \Rightarrow$ width of depletion layer decreases \rightarrow depletion layer will penetrate more in the base region because it is lightly doped.

\rightarrow +ve immobile ions on collector side
 \rightarrow -ve immobile ions on base side. (PN)



$W_b \rightarrow$ width of base

$$W_B = W_{eff} + W$$

$$W_{eff} = W_B - W$$

$V_{CB} \uparrow \Rightarrow W \uparrow \Rightarrow W_{eff} \downarrow \Rightarrow I_E \uparrow$


↳ so chance of recombination also decreases.

$W_{eff} \downarrow \Rightarrow$ Concentration gradient \uparrow


Output Characteristics

o/p current vs o/p voltage for different input currents.

$I_C \rightarrow$ output current $V_{CB} \rightarrow$ output voltage
 $I_E \rightarrow$ input current



o/p char of C.B.T is simply the R.B char of diode.



$$I_C = \alpha I_E + I_{CBO}$$

$$I_C \approx \alpha I_E$$

→ Independent of V_{CB}

$$I_C \approx I_E \rightarrow (\alpha = 0.95 - 0.98) \approx 1$$

What will happen if we keep on increasing V_{CB} (reverse bias potential)? → there will be breakdown and current will increase rapidly. (theoretical)




Practically this situation will never arise b/c transistor cannot withstand such high power dissipation.

If we invert this graph → similar to reverse bias characteristics of PN junction diodes.

In cut off region both diodes are V_0B and transistor will remain OFF → transistor as open switch. w/ logical off
In saturation region → both diodes are F_0B

transistor as closed switch or logical ON.

Transistor Amplifying Action.



$$V_i = I_i R_i = I_E R_i$$

$$I_E = \frac{V_i}{R_i} = \frac{200 \times 10^{-3}}{20} \Rightarrow \boxed{I_E = 10 \text{ mA}}$$

$$I_C = \alpha I_E + I_{CBO}$$

$\downarrow \times 0$

$$I_C \approx \alpha I_E \quad \alpha = 0.95 - 0.98 \approx 1$$

$$I_C \approx I_E \quad \boxed{I_C = 10 \text{ mA}}$$

$$V_b = I_C R_L = (10 \text{ mA})(5 \text{ k} \Omega)$$

$\boxed{V_b = 50 \text{ V}}$


Voltage Amplifier; $A_v = \frac{V_o}{V_i} = 50$
200 x 10⁻³

$A_v = 50 \Rightarrow$ the V_o is 50 times V_i


$A_v = 50 - 300$ for C.B.O.T
 $A_i < 1$ $= \frac{I_c}{I_E} = \alpha \frac{I_E}{I_E}$

② Common Emitter Configuration.

Emitter is common to the input and output side.



Amplifier \rightarrow active mode \Rightarrow CB is R.B
 EB is F.B



i/p current = I_B v/p Voltage = V_{BE}
 o/p current = I_C o/p V = V_{CE}

$$I_E = I_C + I_B \rightarrow \textcircled{1}$$

$$I_C = \alpha I_E + I_{CBO} \rightarrow \textcircled{2}$$

How output current varies as a function of input current?

$$\text{In } \textcircled{2} \Rightarrow I_C = \alpha (I_C + I_B) + I_{CBO}$$

$$I_C = \alpha I_C + \alpha I_B + I_{CBO}$$

$$(1 - \alpha) I_C = \alpha I_B + I_{CBO}$$

$$I_C = \frac{\alpha I_B}{1 - \alpha} + \frac{I_{CBO}}{1 - \alpha}$$

$$\frac{\alpha}{1 - \alpha} = \beta \Rightarrow \beta + 1 = \frac{\alpha}{1 - \alpha} + 1$$

$$\beta + 1 = \frac{1}{1 - \alpha}$$

$$\Rightarrow I_C = \beta I_B + (\beta + 1) I_{CBO}$$

How β changes with change in α .

Case 1 $\alpha = 0.98$ $\beta = \frac{0.98}{1 - 0.98} = 49$

Case 2 $\alpha = 0.95$ $\beta = \frac{0.95}{1 - 0.95} = 19$

β is very sensitive to changes in α

$$50 \leq \beta \leq 400$$

$$(\beta + 1)I_{CBO} = I_{CEO}$$

$$I_C = \beta I_B + I_{CEO}$$

$$I_{CEO} \ll \beta I_B$$

$$I_C = \beta I_B$$

$$\beta = \frac{I_C}{I_B}$$

$\beta \rightarrow$ I gain amplification factor.

eg $I_B = 1\text{mA (i/p)}$ $\beta = 100$

$$I_C = (100)(1\text{mA})$$

$$I_C = 100\text{mA}$$

amplification from 1mA to 100mA


C.E.C works as current amplifier.
Generally transistor works as voltage amplifier.

In C.B.C $I_C = \alpha I_E + I_{CBO}$

In C.E.C $I_C = \beta I_B + (\beta + 1)I_{CBO}$

leakage I in C.E.C has more contribution in C.E.C than in C.B.C.

Input Characteristics




V_{BB} and $V_{CC} \rightarrow$ Biasing potentials.

$V_{BB} \rightarrow$ used to F.B EB Junction.
 $V_{CC} \rightarrow$ used to R.B CB Junction.

$I_B \rightarrow$ i/p I $I_C \rightarrow$ o/p I.


$V_{BE} \rightarrow$ i/p V $V_{CE} \rightarrow$ o/p V

Plot I_B vs V_{BE} for different values of V_{CE}




$I_B \rightarrow$ I through D_2
 V_{BE} across D_2 .
 forward biased.

Variation due to V_{CE} ?



Base width much less than;



depletion region will penetrate into B.

$$W_{eff} = W_B - W$$


$$V_{CE} = V_{CB} + V_{BE}$$

$V_{CE} \uparrow \Rightarrow V_B \uparrow \Rightarrow W \uparrow \Rightarrow W_{eff} \downarrow$
 recombination will decrease $\Rightarrow I_B \downarrow$ (1/r)

$\Rightarrow V_{CE} \uparrow \downarrow = I_B \downarrow \uparrow$

Output Characteristics

o/p $I \rightarrow I_C$ vs o/p $V \rightarrow V_{CE}$ for
 different levels of i/p $I \rightarrow I_B$



We know that $I_C = \beta I_B + (\beta + 1) I_{CBO}$

when $I_B = 0 \Rightarrow I_C = (\beta + 1) I_{CBO} \rightarrow$ leakage current

\rightarrow Independent of o/p $V \rightarrow V_{CE}$
 depends on i/p current $\rightarrow I_B$

$I_B \uparrow \Rightarrow I_C \uparrow$

$$\beta = \frac{\Delta I_C}{\Delta I_B} = \frac{10 - 5}{0.2 - 0.1} = 50$$



$\beta = 50$ Slope $\neq 0$ s/c I_C also depends on V_{CE} due to early effect.

$$V_{CE} = V_{CB} + V_{BE}$$

$$V_{CE} \uparrow \Rightarrow V_{CB} \uparrow \Rightarrow W_{eff} \downarrow \Rightarrow \alpha_T \downarrow$$

s/c more electrons from emitter $\leftarrow I_C \uparrow \leftarrow$
 will be collected at emitter.

Common Collector Configuration



$$V_{CE} = V_{BE} + V_{BC}$$

$$\text{o/p } I = I_E$$

$$\text{o/p } V = V_E$$

$$\text{i/p } I = I_B$$

$$\text{we know } I_C = \alpha I_E$$

$$I_C \approx I_E$$

plot I_C vs $V_{CE} \Rightarrow$ o/p of C.E.T = o/p charact of C.E.T

Current Amplification factor in C.E.T is denoted by γ .

$$\gamma = \frac{\Delta I_E}{\Delta I_B} = \frac{\Delta \text{output } I}{\Delta \text{input } I}$$

$$I_C = \alpha I_E + I_{CBO} \rightarrow (2)$$

$$I_E = I_C + I_B \rightarrow (1)$$

How I_E varies as function of I_B ?

$$I_E = \alpha I_E + I_{CBO} + I_B$$

$$(1 - \alpha) I_E = I_B + I_{CBO}$$

$$I_E = \frac{1}{(1 - \alpha)} I_B + \frac{1}{(1 - \alpha)} I_{CBO}$$

$$I_E = \gamma I_B + \gamma I_{CBO}$$

Relationship B/w α , β and γ

$$\alpha_{dc} = \frac{I_c}{I_E} \quad \alpha \rightarrow \text{Amplification factor in C.B.C}$$

$$\alpha_{ac} = \frac{\Delta I_c}{\Delta I_E} \quad | \quad V_{CB} = \text{constant}$$

$$\beta_{dc} = \frac{I_c}{I_B} \quad \beta \rightarrow \text{amplification factor in C.E.C}$$

$$\beta_{ac} = \frac{\Delta I_c}{\Delta I_B} \quad | \quad V_{CE} = \text{constant}$$

$$\gamma_{dc} = \frac{I_E}{I_B} \quad \gamma \rightarrow \text{amplification factor in C.C.C}$$

$$\gamma_{ac} = \frac{\Delta I_E}{\Delta I_B} \quad | \quad V_{CE} = \text{constant}$$

We know that $I_E = I_C + I_B$

Dividing by I_B

$$\frac{I_E}{I_B} = \frac{I_C}{I_B} + \frac{I_B}{I_B}$$

$$\boxed{\gamma = \beta + 1}$$

$$\beta = \frac{\alpha}{1 - \alpha}$$



$$\boxed{\gamma = \frac{1}{1 - \alpha}}$$

$$Y = \beta + 1 = 1 - \alpha$$

koracademy.com

ELECTRONICS I (FINAL)

DC Biasing of transistors

The analysis of transistor as an amplifier requires the knowledge of both dc and ac response of the system.


DC and ac analysis can be done separately but the parameters chosen in dc analysis will effect the ac response and also vice versa.

Once the desired dc current and voltage levels are defined, we can construct a network that will establish the desired operating point.

Biasing? The process of applying external dc voltages to select an appropriate operating point.

To use transistor as an amplifier, it is biased in the active region.

Here we are using NPN transistor with a common emitter configuration.



Emitter is common to both input and output.

Input voltage = V_{BE} Input current = I_B
 Output voltage = V_{CE} Output current = I_C

We want to amplify a weak input signal without any distortion.


Operating points?

Transistors are two port devices.

Q.P. op point:

the coordinates obtained by the intersection of load line with the transistor i/p characteristic for the particular value of o/p voltage V_{CE} .

i/p characteristics of Common Emitter.



KVL to i/p loop:

$$+V_{BB} - I_B R_B - V_{BE} = 0$$

$V_{BE} = x$ axis
 $I_B = y$ axis

silicon.

Minimum two points required for straight line (load line).

$\Rightarrow V_{BE} = 0 \Rightarrow I_B = V_{BB} / R_B$ $P_1 = (0, V_{BB} / R_B)$

$I_B = 0 \Rightarrow V_{BE} = V_{BB}$ $P_2 = (V_{BB}, 0)$

If we increase the o/p voltage the curve will shift right and if we decrease the o/p voltage the curve will shift to left.

We can also change the Q point by changing the resistance R_B .


$$\text{slope} = -\frac{1}{R_B}$$

(ii) Output operating point

The intersect of load line with the transistor output characteristics for particular value of base current (I_B) gives the operating point.

Output characteristics.

KVL to O/P loop



$$V_{CC} - I_C R_C - V_{CE} = 0$$

Two points?

$$V_{CE} = \frac{V_{CC}}{\beta}$$

$$I_C = \beta I_B$$

$$V_{CE} = 0 \Rightarrow I_C = \frac{V_{CC}}{R_C} \quad P_1 = (0, V_{CC}/R_C)$$

$$I_C = 0 \Rightarrow V_{CE} = V_{CC} \quad P_2 = (V_{CC}, 0)$$


Operating point will change by changing base current I_B and also by changing R_C .

$$\text{slope} = \frac{-1}{R_e}$$

Why setting of operating point is very important?

If op point is near to saturation or cut off region, we will not have distortionless signal.

Let example.



The shaded regions are clipped off.

When op point is near to saturation region \rightarrow the portion is clipped.

When near to cut off region \rightarrow the portion is clipped.

Operating point \rightarrow best \rightarrow in centre of active region.

Collector current may change due to;

(i) change in β value.

$$As \quad I_C = \beta I_B$$

(ii) change in temperature.

$$I_C = \beta I_B + (\beta + 1) I_{CBO}$$

I_{CBO} \rightarrow due to minority charge carriers \rightarrow due to temperature


$$Temp \uparrow \rightarrow MCC \uparrow \rightarrow I_{CBO} \uparrow$$

$$\Rightarrow I_C \uparrow$$

Fixed Biased Configuration

Also known as V base bias configuration

V_{CC} \rightarrow biasing potential
 \rightarrow potential at point.



Emitter base junction is forward biased by V_{CC} .
 Collector base junction is reverse biased by V_{CC} .


Output current $I_C = ?$ $V_{CE} = ?$ (o/p w/hg)

Representing V_{CC} as potential difference and redrawing the above circuit.

KVL to input loop.

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B}$$



As $I_C = \beta I_B$

$V_{BE} = 0.7$ Si
 $= 0.3$ Ge

$\Rightarrow I_C = \beta \left(\frac{V_{CC} - V_{BE}}{R_B} \right)$ it is the voltage across the forward biased diode.


o/p voltage (V_{CE})

KVL to o/p loop

$+V_{CC} - I_C R_C - V_{CE} = 0$

$V_{CE} = V_{CC} - I_C R_C$

Q. For the following fixed bias configuration;



$\beta = 80$

(a) I_C (b) R_C

(c) R_B (d) V_{CE}

$V_C = 6V$

$V_{CC} = 14V$

$I_B = 40 \mu A$ $\beta = 80$

$V_C = 6V$

(a) $I_C = \beta I_B = 80(40 \mu A)$

$\Rightarrow I_C = 3.2 \text{ mA}$

(b) KVL to o/p loop. (point potential)
 $14 - I_C R_C = 6V$

$$R_C = \frac{14 - 6}{3.2 \text{ m}}$$

$$\Rightarrow R_C = 2.5 \text{ k}\Omega$$

(c) R_B KVL to i/p loop.


$$14 - I_B R_B - V_{BE} = 0$$

$$R_B = \frac{14 - 0.7}{40 \mu} \Rightarrow R_B = 332.5 \text{ k}\Omega$$

(d) $V_{CE} = V_C - V_E$
 $= 6 - 0 \Rightarrow V_{CE} = 6V$

Two coupling capacitors are replaced by open circuit in dc analysis.

Q. Determine I_C , V_{CE} , β , R_B



$R_C = 2.7 \text{ k}\Omega$ $I_B = 20 \mu\text{A}$
 $I_E = 4 \text{ mA}$ $V_{CE} = 7.2 \text{ V}$

(a) $I_E = I_C + I_B$
 $\Rightarrow I_C = I_E - I_B$
 $= 4 \text{ m} - 20 \mu$
 $\Rightarrow I_C = 3.98 \text{ mA}$

$$I_C \approx I_E$$

(b) KVL to o/p loop

$$V_{CC} - I_C(2.7k) - 7.2 = 0$$

$$V_{CC} = (2.7k)(3.98m) + 7.2$$

$$\Rightarrow V_{CC} = 17.9V$$

$$(c) \beta = \frac{I_C}{I_B} = \frac{3.98m}{20\mu} \Rightarrow \beta = 199$$


(d) KVL to i/p loop.

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$R_B = \frac{17.96 - 0.7}{20\mu}$$

$$\Rightarrow R_B = 862.3 k\Omega$$

Emitter Bias Configuration.



We improve the stability of Q point by introducing emitter resistance R_E .

KVL to i/p loop

$$V_{CC} - I_B R_B - V_{BE} - I_E R_E = 0$$

$$\text{As } I_E = I_C + I_B$$

$$\text{and } I_C = \beta I_B$$

$$\Rightarrow I_E = (\beta + 1) I_B$$

$$\Rightarrow V_{CC} - I_B R_B - V_{BE} - (\beta + 1) I_B R_E = 0$$

$$V_{CC} - I_B [R_B + (\beta + 1) R_E] - V_{BE} = 0$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1) R_E}$$

$$\text{As } I_C = \beta I_B$$

$$\Rightarrow I_C = \beta \left[\frac{V_{CC} - V_{BE}}{R_B + (\beta + 1) R_E} \right]$$

For V_{CE} ;

KVL to o/p loop

$$V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0$$

$$\text{As } I_E \approx I_C$$

$$\Rightarrow V_{CC} - I_C (R_C + R_E) - V_{CE} = 0$$

$$\Rightarrow V_{CE} = V_{CC} - I_C (R_C + R_E)$$

Advantage of using R_E

Once Q point is fixed, we don't want it to change.

If I_C changes \Rightarrow Q point will also change

I_C changes b/c of two things.

① temperature

If $T \uparrow \Rightarrow I_C \uparrow$

$$\text{As } I_C = \beta I_B + (\beta + 1) I_{CBO}$$

How R_E saves from increased I_C ? temp \leftarrow

$I_C \uparrow \Rightarrow I_E R_E \uparrow$ (As $I_C \approx I_E$) $\Rightarrow I_B \downarrow$

As i/p KVL eq $\Rightarrow \Rightarrow I_C \downarrow$

$$I_B = \frac{V_{CC} - V_{BE} - I_E R_E}{R_B}$$

② β value

changes I_C as $I_C = \beta I_B$

$$\text{As } I_C = \beta \left[\frac{V_{CC} - V_{BE}}{R_B + (\beta + 1) R_E} \right]$$

$$\beta + 1 \approx \beta$$

$$I_C = \beta \left(\frac{V_{CC} - V_{BE}}{R_B + \beta R_E} \right)$$

$\beta R_E \gg R_B$ neglecting R_B

β cancels out.

$$I_C = \frac{V_{CC} - V_{BE}}{R_E} \quad \text{so independent of } \beta$$

Disadvantage of Using R_E :

In order to make I_C independent of β , the condition must be met is;


$$\beta R_E \gg R_B$$

but mostly β is unknown to us.

So to achieve this condition

- (i) $R_E \uparrow \uparrow \Rightarrow V_{CC} \uparrow \uparrow \Rightarrow$ Increased cost and precautions.
- (ii) $R_B \downarrow \downarrow \Rightarrow$ Reverse bias of collector base junction will reduce.

Q. For the emitter bias configuration; determine R_C , R_E , R_B , V_{CE} & V_B .



$$V_B = 0.7 + 2.4 \Rightarrow V_B = 3.1V$$

(d) V_{CE} (o/p voltage).

$$V_{CE} = V_C - V_E = 7.6 - 2.4$$

$$\Rightarrow V_{CE} = 5.2V$$

(c) R_B

KVL to i/p loop

$$+12 - I_B R_B = 3.1V$$

$$I_B = \frac{I_C}{\beta} = \frac{3m}{80} \Rightarrow I_B = 37.5\mu A$$

$$\Rightarrow R_B = \frac{12 - 3.1}{37.5\mu} \Rightarrow R_B = 237k\Omega$$

koracademy.com

(b) R_E

KVL as indicated.

$$2.4 - I_E R_E = 0$$

$$I_E \approx I_C = 3mA$$

$$R_E = \frac{2.4}{3m} \Rightarrow R_E = 0.8k\Omega$$

(a) R_C

KVL as indicated


$$12 - I_C R_C = 7.6$$

$$R_C = \frac{12 - 7.6}{3mA} \Rightarrow R_C = 1.47k\Omega$$

Collector Feedback Biasing

Introducing feedback from collector to base

First we will calculate I_C and V_{CE} (they are coordinates of the Q point).



KCL at the node

$$I = I_B + I_C$$

For I_B

KVL to i/p loop

$$V_{CC} - (I_C + I_B)R_C$$

$$- I_B R_B - V_{BE} = 0$$

$$\text{As } I_C = \beta I_B$$

$$\Rightarrow V_{CC} - [(\beta + 1)R_C + R_B] I_B - V_{BE} = 0$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_C}$$

$$\text{As } I_C = \beta I_B$$

$$\Rightarrow I_C = \beta \left[\frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_C} \right]$$

y coordinate of Q point

For V_{CE} KVL to o/p loop.

$$V_{CC} - I R_C - V_{CE} = 0$$

$$V_{CE} = V_{CC} - (I_B + I_C) R_C$$

Advantages

stabilizes Q point (Q) against the variation of temperature.

- (ii) Against variation of biasing voltage.
- (iii) " " " " of β value.

$$I_C = \frac{\beta (V_{CC} - V_{BE})}{R_B + (\beta + 1) R_C}$$

$$\beta + 1 \approx \beta$$

$$\beta R_C > R_B$$

so neglecting R_B .

β cancels out.

$$\Rightarrow I_C = \frac{V_{CC} - V_{BE}}{R_C}$$

Disadvantages

$$\beta R_C \gg R_B$$


Mostly β is unknown.

so

$$R_C \uparrow \uparrow \Rightarrow V_C \uparrow \text{ \& \; } \text{expred.}$$

or

$R_B \downarrow \downarrow \Rightarrow R_{-B}$ of collector base junction will reduce.



$$V_{CC} - (I_C + I_B)(1k) - (100k)I_B - V_{BE} = 0$$

$$-V_{BE} = 0$$

$$V_{BE} = 0.7 \text{ (silicon)}$$

$$I_C = \beta I_B$$

$$I_B = \frac{V_{CC} - 0.7}{(100k)(1k) + 100k}$$

$$= \frac{20 - 0.7}{(100+1)k + 100k}$$

$$\Rightarrow I_B = 0.096 \text{ mA}$$

$$\approx I_B = 96 \mu A$$

$$I_C = \beta I_B = (100)(96 \mu A)$$

$$\Rightarrow I_C = 9.6 \text{ mA}$$

For V_{CE} :

KVL to o/p loop


$$20 - (I_C + I_B)(1k) - V_{CE} = 0$$

$$V_{CE} = 20 - (9.6 \text{ mA} + 0.096 \text{ mA})(1k)$$

$$\Rightarrow V_{CE} = 10.304 \text{ V}$$

$$\Rightarrow \text{Q point} = (10.304 \text{ V}, 9.6 \text{ mA})$$

Collector Feedback Biasing With Emitter Resistance



For I_B
KVL to i/p loop

$$V_{CC} - (I_B + I_C)R_C - I_B R_B - V_{BE} - I_E R_E = 0$$

$$\beta I_E = I_C + I_B$$

$$I_C = \beta I_B$$

$$\Rightarrow I_E = (\beta + 1) I_B$$

$$\Rightarrow V_{CC} - (\beta + 1) I_B R_C - I_B R_B - V_{BE} - (\beta + 1) I_B R_E = 0$$

$$\Rightarrow V_C = I_B [(\beta + 1) (R_C + R_E) + R_B] - V_{BE} = 0$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1) (R_C + R_E)}$$

$$- I_C = \beta I_B$$

$$I_C = \beta \left[\frac{V_{CC} - V_{BE}}{R_B + (\beta + 1) (R_C + R_E)} \right]$$

If the condition: $(\beta + 1) (R_C + R_E) \gg R_B$ is met, then I_C becomes independent of β value.
(as we ignore R_B and then β cancels out)

For V_{CE} KVL to o/p loop

$$V_{CC} - (I_C + I_B)R_C - V_{CE} - I_E R_E = 0$$


$$V_{CC} - I_E R_C - V_{CE} - I_E R_E = 0$$

$$V_{CC} - I_E (R_C + R_E) - V_{CE} = 0$$

$$I_E \approx I_C$$

$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

Voltage Divider Bias Configuration




Called V.D.B because of the voltage divider network (combination of R_1 and R_2) is used to bias the transistor.

No resistance R_B .
 Instead of it we have two resistors R_1 and R_2 .


We need to find the operating point.

Thevenin's theorem;




(load is the output side)


The theorem equivalent model could be as;



Using potential difference instead of potential at point.



Short circuit the voltage source and open circuit the load ie



$$R_{Th} = R_1 \parallel R_2$$

$$R_{Th} = \frac{R_1 R_2}{R_1 + R_2}$$

Find current in this ~~load~~ loop and then voltage across the load (or R_2).

KVL

$$I = \frac{V_{CC}}{R_1 + R_2}$$

$$V_{Th} = I R_2$$

$$\Rightarrow V_{Th} = \frac{R_2 V_{CC}}{R_1 + R_2}$$

Similar to emitter bias configuration.

In place of R_B we have R_{Th}
In place of V_{CC} we have V_{Th} .

To find I_C we calculate I_B first.

KVL to i/p loop

$$V_{Th} - I_B R_{Th} - V_{BE} - I_E R_E = 0$$

$$\text{As } I_E = (\beta + 1) I_B$$

$$V_{Th} - I_B R_{Th} - V_{BE} - (\beta + 1) I_B R_E = 0$$

$$I_B = \frac{V_{Th} - V_{BE}}{R_{Th} + (\beta + 1) R_E}$$

$$\text{As } I_C = \beta I_B$$

$$\Rightarrow I_C = \beta \left[\frac{V_{Th} - V_{BE}}{R_{Th} + (\beta + 1) R_E} \right]$$

For I_C to be independent of β .

$$(\beta + 1) R_E \gg R_{Th}$$

\hookrightarrow ignored $\rightarrow \beta$ cancels out.

V_{CE} . KVL to o/p loop

$$V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0$$


$$I_E \approx I_C$$

$$V_{CC} - I_C (R_C + R_E) - V_{CE} = 0$$

$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$


For the following configuration, determine:
 I_C , V_E , V_{CE} , V_B , R_{Th}

Given $I_B = 20 \mu A$ $R_C = 2.7 k\Omega$
 $R_E = 1.2 k\Omega$ $V_C = 10.6 V$
 $\beta = 100$ $R_2 = 6.8 k\Omega$



Soln
 (a) I_C
 $I_C = \beta I_B$
 $= (100)(20 \mu A)$
 $\Rightarrow I_C = 2 mA$

Drawing the Thevenin eq
 circuit



(c) V_{CE}
 $V_{CC} - I_C R_C = 10.6$
 $V_C = 10.6 + (2m)(2k)$
 $V_{CC} = 16 V$

$$V_{Th} = \frac{V_{CC} R_2}{R_1 + R_2}$$

$$R_{Th} = \frac{R_1 R_2}{R_1 + R_2}$$

(b) V_E

$$I_E = I_C + I_B$$

$$I_B \downarrow \Rightarrow I_E \approx I_C$$

$$I_E = 2 mA + 0.02 mA$$

$$\text{KVL } V_E - I_E R_E = 0$$

$$V_E = (2.02 \text{ mA})(1.2 \text{ k})$$

$$\Rightarrow V_E = 2.4 \text{ V}$$

(d) V_{CE}

$$V_{CE} = V_C - V_E = 10.6 - 2.4$$

$$\Rightarrow V_{CE} = 8.17 \text{ V}$$

(e) V_B

$$V_{BE} = V_B - V_E$$

$$0.7 = V_B - 2.4 \Rightarrow V_B = 3.12 \text{ V}$$

(f) R_1

base current is very small so the drop across R_{Th} is also very small.

$$V_{Th} \approx V_B \quad V_{Th} = \frac{V_{CC} R_2}{R_1 + R_2}$$



actually potential of point

$$3.124 = \frac{(16)(6.8 \text{ k})}{R_1 + 6.8 \text{ k}}$$

$$\Rightarrow R_1 = 28 \text{ k} \Omega$$

Current Mirror Circuit

The circuit which is forced to output current equal to input current. i.e. output current should be mirror image of input current.



Collector base junction is shorted

$$V_{CB} = V_C - V_B$$

$$A_B \quad V_C = V_B$$

$$\Rightarrow V_{CB} = 0V$$

\rightarrow Diode connected transistor.

$$\beta = \text{large} = \alpha$$

$$I_B = 0A$$

$$I_C = I_E$$

The current equation of a diode in forward bias is,

$$I_E = I_0 e^{V_{BE1}/V_T}$$

where $I_0 \rightarrow$ reverse saturation current $V_T \rightarrow$ thermal voltage

$$V_T = \frac{T}{11600} \quad (T \text{ in } ^\circ K)$$

$$I_E = I_C = I_{ref}$$


$$I_{ref} = I_0 e^{V_{BE1}/V_T}$$

$$\frac{I_{ref}}{I_0} = e^{V_{BE1}/V_T}$$

$$\ln\left(\frac{I_{ref}}{I_0}\right) = \ln\left(e^{V_{BE1}/V_T}\right)$$

$$V_{BE1} = V_T \ln\left(\frac{I_{ref}}{I_0}\right) \rightarrow \text{ⓐ}$$

let a normal npn transistor.



If $V_{BE_1} = V_{BE_2}$


$\Rightarrow V_T \ln\left(\frac{I_{ref}}{I_0}\right) = V_T \ln\left(\frac{I_{out}}{I_0}\right)$

$\ln\left(\frac{I_{ref}}{I_0}\right) = \ln\left(\frac{I_{out}}{I_0}\right)$

$I_{out} = I_{ref}$

Arrangement?

To make both base to emitter voltages same.



Basic current mirror circuit.

$$\text{If } \beta \neq \alpha \Rightarrow I_B \neq 0$$

$$I_{ref} = I_C + 2I_B$$

$$I_{ref} = I_C + 2\left(\frac{I_C}{\beta}\right)$$

$$I_{ref} = I_C \left(\frac{\beta+2}{\beta}\right)$$

$$\text{As } I_C = I_{out}$$

$$\Rightarrow I_{ref} = I_{out} \left(\frac{\beta+2}{\beta}\right)$$

$$\text{or } I_{out} = \left(\frac{\beta}{\beta+2}\right) I_{ref}$$

koracademy.com

Requirement of current mirror circuit?

- (i) Both transistors should be in active region.
- (ii) Both transistors should be identical and perfectly matched.

$$\rightarrow V_{BE1} = V_{BE2} = V_{BE} \quad I_{C1} = I_{C2} = I_C$$

$$I_{B1} = I_{B2} = I_B \quad \beta_1 = \beta_2 = \text{large}$$

- (iii) Junction area of emitter should be identical for both transistors
- $$A_{E1} = A_{E2}$$

$$\text{Let } A_E \propto I_C$$

$$A_{E2} = 2A_{E1}$$

$$I_{O2} = 2 I_{O1}$$

$$V_{BE2} = V_T \ln \frac{I_{out}}{I_{O2}}$$

$$\beta = \alpha$$

$$V_{BE1} = V_T \ln \frac{I_{ref}}{I_{O1}}$$


$$V_{BE1} = V_{BE2} \Rightarrow \frac{I_{out}}{I_{O2}} = \frac{I_{ref}}{I_{O1}}$$

$$\frac{I_{out}}{2 I_{O1}} = \frac{I_{ref}}{I_{O1}}$$

$$I_{out} = 2 I_{ref}$$

(If the area is greater, current will be greater in the same proportion).

① The basis of current mirror is as;




$$I_{out} = I_{ref} (\beta = \alpha)$$

$$I_{out} = \left(\frac{\beta}{\beta + 2} \right) I_{ref}$$

If $(\beta \neq \alpha)$
but very large

A question can be framed as;




To find I_{ref} , apply KVL as shown.

$$V_{cc} - I_{ref}(R) - V_{BE} = 0$$

$$I_{ref} = \frac{V_{cc} - V_{BE}}{R}$$

p connected to positive
n connected to ground.

Let another figure.



This is an NPN circuit unless the ground is replaced by $-V_{BE}$.

n \rightarrow -ve
p \rightarrow ground.
If V_{BE} is +ve again NPN.

For I_{ref} → apply KVL as shown


$$0 - I_{ref}(R) - V_{BE} = 0 - V_{EE}$$

$$I_{ref} = \frac{V_{EE} - V_{BE}}{R}$$

$$I_{out} = I_{ref} (\beta = \alpha)$$

$$I_{out} = \left(\frac{\beta}{\beta + 1} \right) I_{ref} \quad (\text{if } \beta \text{ is finite large val})$$

④ Another valid configuration of a C.M.C.



$$I_{out} = \left(\frac{\beta}{\beta + 1} \right) I_{ref}$$

④


$$I_{out} = I_{ref} (\beta = \alpha)$$

To calculate I_{ref} apply KVL.

$$V_{cc} - I_{ref}(R) + 0 - V_{BE} = -V_{EE}$$

$$I_{ref} = \frac{V_{cc} + V_{EE} - V_{BE}}{R}$$

Widlar Current Mirror Circuit



Used for obtaining low o/p I for high i/p I

$I_{ref} = \text{high } (mA)$
 $I_{out} = \text{low } (\mu A)$

Calculating R_E ?

$$V_{BE1} = V_T \ln \left(\frac{I_{ref}}{I_0} \right)$$


$$V_{BE2} = V_T \ln \left(\frac{I_{out}}{I_0} \right)$$

Apply KVL to the loop.

$$V_{BE1} - V_{BE2} - I_{out}(R_E) = 0$$

$$I_{out}(R_E) = V_{BE1} - V_{BE2} \quad \begin{matrix} \text{As } \ln(m-y) \\ = \ln\left(\frac{m}{y}\right) \end{matrix}$$

$$I_{out}(R_E) = V_T \ln \left(\frac{I_{ref}}{I_0} \right)$$



$V_T = 25\text{mV}$
 $I_0 = 0.4\text{mA}$ & $\beta = \alpha$
 $I_{\text{ref}} = 1\text{mA}$ & $R = ?$


This figure is of Widlar current mirror circuit.

$$R_E = \frac{V_T}{I_{\text{ref}}} \ln \left[\frac{I_{\text{ref}}}{I_{\text{out}}} \right]$$

$$R = R_E = \frac{25 \times 10^{-3}}{1 \times 10^{-6}} \ln \left[\frac{1 \times 10^{-3}}{1 \times 10^{-6}} \right]$$

$$\Rightarrow R = 172.7 \text{ k}\Omega$$

Q. In the silicon BJT circuit shown, assume that the emitter area of transistor Q_1 is half that of that of transistor Q_2 . The value of I_0 is 2mA.



$$A_{E2} = \frac{A_{E1}}{2}$$

$$I_{E2} = 2 I_{E1}$$

$$I_{E2} = 2 I_{E1}$$

$$I_{E2} = 2 I_{E1}$$

High value of β so base current negligible. $\Rightarrow I_0 = 2 I_{\text{ref}}$

Apply KVL


$$0 - I_{ref}(9.3k) - 0.7 = -10$$

$$\Rightarrow I_{ref} = 1mA$$

$$I_0 = 2 I_{ref} = 2(1mA)$$

$$\Rightarrow I_0 = 2mA$$

Q. The matched transistors Q_1 and Q_2 shown have $\beta = 100$. Assuming the base emitter voltages to be $0.7V$, the collector emitter voltage V_2 of transistor Q_2 is 28V.



KVL

$$12 - 10k(I_{ref}) - 0.7 = 0$$

$$I_{ref} = \frac{12 - 0.7}{10k} \Rightarrow I_{ref} = 1.13mA$$

$$I_{out} = \left(\frac{100}{102} \right) (1.13mA)$$

$$\Rightarrow V_2 = 27.84V$$

BJT AC Analysis

→ Examine the AC response of transistors.
(we will use different transistor models)

In AC analysis first we need to decide whether to use small signal or large signal technique.

large signal amplifiers → power amplifiers

If we use large signal → I_B will increase

$$\text{and } I_C = \beta I_B$$

If $I_B \uparrow \Rightarrow I_C \uparrow \Rightarrow Q$ point will change

→ this condition arises in large signal analysis.

In S.S.A V_B is small and I_B will not change much.

Small signal can be defined as the signal having magnitude sufficiently small to keep the transistor in active region.


active region → because we want to use the transistor as amplifier.

C-B junction is reverse biased

E-B junction is forward biased.

Total response = dc response + ac response

For ac response we need to study the following (BJT amplifier) circuit.



voltage divider bias

koracademy.com

In dc analysis \rightarrow capacitors act as open circuit for dc signal.

In ac analysis \rightarrow all the capacitors will act as short circuit for the ac signal.
Why?

C_1 and $C_2 \rightarrow$ coupling capacitors

$C_3 \rightarrow$ bypass capacitor

All the three capacitors have very high values of capacitance and because of this they behave as SC for ac signals.

$$X_c = \frac{1}{2\pi f C}$$

for dc $f=0 \Rightarrow X_c = \infty \Rightarrow$ open circuit

for ac $f \neq 0$ $C = \text{large}$ $X_C = \frac{1}{\text{large}}$

$\Rightarrow X_C \approx 0 \Rightarrow \text{short circuit.}$

Coupling and Bypass?

C_1 and C_2 are called coupling capacitors. C_1 is coupling previous stage with the (V.d.b) circuit and C_2 is coupling the next stage with the (V.d.b) circuit.

We do not want the dc voltage from the previous or next stage to interfere with the dc biasing voltage (V_{cc}) because this will change the operating point.

dc \rightarrow C \rightarrow ac

koracademy.com

$C_3 \rightarrow$ bypass \therefore it bypasses the AC signal.

The AC signal will have two different paths.

① through R_E ② through C_3

$C_3 \rightarrow$ zero reactance \rightarrow AC signal. and hence R_E is short circuited \therefore C_3 in case of AC signal

Why short circuit R_E ?

Gain reduces \therefore R_E will increase.
If s.c \Rightarrow gain will increase.

To find the AC response, we need to:

- (i) Find the ac equivalent circuit.
- (ii) Replace the transistor with its equivalent model.


AC Equivalent Circuit of BJT Amplifier

We have to simplify the circuit through the following three steps.


Step 1 Short circuit all the dc sources.
only $V_{cc} \rightarrow$ shorted \rightarrow we have ground in its place.

Step 2 Short all the capacitors. C_1, C_2, C_3
 $\omega C \rightarrow \infty \Rightarrow X_C \approx 0$

Step 3 Redraw the network removing all the elements which are short circuited in step 1 and 2.



Further



We can replace R_1 and R_2 by $R_{eq} = \frac{R_1 R_2}{R_1 + R_2}$

Equivalent model?

It is a combination of circuit elements properly chosen to best represent the actual behavior of device under specific operating point.

Equivalent models of transistor?

- (i) hybrid model
- (ii) π model (dynamic emitter resistance model)
- (iii) hybrid π model.

All these three models are for small signals.

Hybrid Model

(Calculation of h parameters)

- Equivalent model of transistor.
- widely used before the popularity of V_e model.
- Parameters are defined in general terms for any operating conditions.


In V_e model, parameters are defined by the actual operating conditions.

We have to calculate h parameters and then draw the equivalent model.

Why hybrid?

Hybrid means mixed → and the parameters we will calculate have mixed dimensions.

A general two port network;



We are interested only in the terminal voltages and currents.

Transistor circuit is also a two port network.

I_1, V_1, I_2, V_2 are the total values i.e. the sum of their respective ac and dc values.

V_1 and $I_2 \Rightarrow$ dependent
 V_2 and $I_1 \Rightarrow$ independent

So we can say that;

$$V_1 = f_1(I_1, V_2)$$

$$I_2 = f_2(I_1, V_2)$$

$$\begin{pmatrix} V_1 \\ I_2 \end{pmatrix} = f \begin{pmatrix} I_1 \\ V_2 \end{pmatrix}$$

$$V_1 = h_{11}I_1 + h_{12}V_2 \rightarrow \textcircled{1}$$

$$I_2 = h_{21}I_1 + h_{22}V_2 \rightarrow \textcircled{2}$$

$$h_i = h_{11} = \frac{V_1}{I_1} \Big|_{V_2=0}$$

dimension of impedance when o/p is short circuited

$$h_r = h_{12} = \frac{V_1}{V_2} \Big|_{I_1=0}$$

dimensionless reverse voltage gain when i/p is o.c.

$$h_f = h_{21} = \frac{I_2}{I_1} \Big|_{V_2=0}$$

dimensionless forward current gain when o.p is s.c.


$$h_o = h_{22} = \frac{I_2}{V_2} \Big|_{I_1=0}$$

dimension of admittance o/p admittance with i/p o.c.

$$dV_1 = \frac{dV_1}{dI_1} dI_1 + \frac{dV_1}{dV_2} dV_2 \rightarrow \textcircled{1}$$

$$dI_2 = \frac{dI_2}{dI_1} dI_1 + \frac{dI_2}{dV_2} dV_2 \rightarrow \textcircled{2}$$

ac current = i ac voltage = V .



changes will occur in ac and dc is fixed.

$$\Rightarrow \begin{aligned} V_1 &= h_{11} i_1 + h_{12} V_2 \\ i_2 &= h_{21} i_1 + h_{22} V_2 \end{aligned}$$

These equations are applicable to all three transistor configurations i.e. CB, CE, CC.

Nomenclature of h parameters

$h_{e,b}$

e, b denotes the nature of parameter.

e, b denotes the transistor configuration

eg I/P impedance of C.E is as h_{ie}

reverse voltage gain of C.B is as h_{rb}

O/P admittance of C.C is as h_{oc}

Forward current gain of C.B is as h_{fb}


Hybrid Equivalent Circuit

$$\textcircled{1} \leftarrow V_1 = h_i i_1 + h_r V_2 \quad (\text{all units in volts})$$


$$\textcircled{2} \leftarrow i_2 = h_f i_1 + h_o V_2 \quad (\text{all units in Amperes})$$

$$\text{KVL eq. circ.} \quad +V_1 - h_r i_1 - h_r V_2 = 0$$


i_1 entering others leaving



for ② KCL



The final equivalent circuit is obtained by the combining the upper two.



In AC analysis the transistor is to be replaced by this eq model


Analysis of Transistor Amplifier Using

h parameters

we will find expressions for voltage, power and current gain

Introduce V_s and R_s to the i/p side
 and R_L to the o/p side.
 $i_L \rightarrow$ current through R_L .

$Z_o \rightarrow$ o/p impedance $Z_i \rightarrow$ i/p impedance



Current Gain (A_i) $A_i = \frac{\text{o/p } i}{\text{i/p } i} = \frac{i_2}{i_1}$

$$V_2 = i_L R_L = -i_2 R_L$$

As $i_2 = h_f i_1 + h_o V_2$

$$\Rightarrow i_2 = h_f i_1 + h_o (-i_2 R_L)$$

$$\text{or } i_2 + h_o i_2 R_L = h_f i_1$$

$$i_2 (1 + h_o R_L) = h_f i_1$$

$$i_2 = \frac{h_f i_1}{1 + h_o R_L}$$

Putting in current gain.

$$A = \frac{-i_2}{i_1} = \frac{-h_f}{1+h_o R_L}$$

The for CB, CE and CC.

Voltage Gain (A_v).

$$A_v = \frac{O/P V}{i/P V} = \frac{V_2}{V_1} = \frac{-i_2 R_L}{V_1}$$

$$A_i A_1 = \frac{-i_2}{i_1} \Rightarrow -i_2 = A_i i_1$$

$$A_v = \frac{i_1 A_i R_L}{V_1} = \frac{i_1 A_i R_L / i_1}{V_1 / i_1}$$

$$A_v = \frac{A_i R_L}{Z_i}$$

Z_i koracademy.com

$$A_i = \frac{-h_f}{1+h_o R_L} \quad \text{and} \quad Z_i = h_i = \frac{h_o h_f}{\frac{1}{R_L} + h_o}$$

$$A_v = \frac{-h_f R_L}{h_i + (h_i h_o - h_o h_f) R_L}$$

Power Gain (A_p)

$$A_p = A_v \times A_i$$

$$= \left(\frac{-h_f R_L}{h_i + \Delta h R_L} \right) \left(\frac{-h_f}{1+h_o R_L} \right)$$

$$A_p = \frac{h_f^2 R_L}{(h_i + \Delta h R_L)(1+h_o R_L)}$$

Input Impedance (Z_i)

Impedance seen from terminals 1 and 1'

$$\text{Ohm's law} \Rightarrow V_i = i_1 \times Z_i$$

$$Z_i = \frac{V_i}{i_1}$$

$$V_2 = -i_2 R_L$$

As h parameter eq $V_1 = h_i i_1 + h_r V_2$

$$\Rightarrow V_1 = h_i i_1 + h_r (-i_2 R_L)$$

$$\frac{V_1}{i_1} = h_i - h_r \frac{i_2}{i_1} R_L$$

$$\frac{i_2}{i_1} = -A_i$$

$$\frac{V_1}{i_1} = h_i + h_r A_i R_L$$

$$Z_i = h_i + h_r \left(\frac{-h_f}{1 + h_o R_L} \right) R_L$$

$$Z_i = h_i - \frac{h_r h_f}{1 + h_o R_L}$$

Output Impedance (Z_o)

Impedance seen from terminals 2 and 2'

Two conditions to calculate Z_o :

- (i) short circuit input source i.e. V_s . ($V_s = 0$)
- (ii) open circuit output terminal. ($R_L = \infty$)

$$\text{Ohm's law} \quad Z_o = \frac{V_2}{i_2}$$

from h parameter eq $i_2 = h_f i_1 + h_o V_2$

$$Z_o = \frac{V_2}{h_f i_1 + h_o V_2} \rightarrow (1)$$

KVL to i/p loop

$$-i_1 R_s - i_1 h_i - h_r V_2 = 0$$

$$\Rightarrow i_1 (R_s + h_i) + h_r V_2 = 0$$

$$i_1 = \frac{-h_r V_2}{R_s + h_i}$$

Put i_1 in (1)

$$Z_o = \frac{V_2}{h_f \left(\frac{-h_r V_2}{R_s + h_i} \right) + h_o V_2}$$

$$Z_o = \frac{R_s + h_i}{(h_o h_i - h_f h_r) + h_o R_s}$$


$$h_o h_i - h_f h_r = \Delta h$$

Overall Voltage Gain (A_{vs})

The ratio of o/p voltage to the source voltage.

$$A_{vs} = \frac{V_2}{V_s} \times \frac{V_1}{V_i} = \frac{V_2}{V_1} \times \frac{V_1}{V_s}$$

$$A_{vs} = A_v \cdot \frac{V_1}{V_s}$$



$$V_s - iR_s - iZ_i = 0$$

$$i = \frac{V_s}{R_s + Z_i}$$

$$V_1 = iZ_i$$

$$V_1 = \frac{Z_i V_s}{R_s + Z_i} \Rightarrow \frac{V_1}{V_s} = \frac{Z_i}{R_s + Z_i}$$

$$\Rightarrow A_{V_s} = A_v \left(\frac{Z_i}{R_s + Z_i} \right)$$

If V_s is ideal $\Rightarrow R_s = 0 \Rightarrow A_{V_s} = A_v$


Overall Current Gain (A_{i_s})

Ratio of output current to the current delivered by the source.

$$A_{i_s} = \frac{i_L}{i_s} \times \frac{i_1}{i_1} = \frac{i_L}{i_1} \times \frac{i_1}{i_s} = \frac{-i_2}{i_1} \cdot \frac{i_1}{i_s}$$

$$A_{i_s} = A_i \cdot \frac{i_1}{i_s}$$

Finding i_1/i_s



Using current divider rule.

$$i_1 = \frac{R_s}{R_s + Z_i} i_s$$

$$\Rightarrow \frac{i_1}{i_s} = \frac{R_s}{R_s + Z_i}$$


$$A_{i3} = A_i \left(\frac{R_s}{R_s + z_i} \right)$$

For ideal current source $R_s = \infty \Rightarrow A_{i3} = A_i$

Approximate Hybrid Equivalent model

Simplified form of hybrid model.

The hybrid model is as;



$I_e = I_b$ $I_c = I_e$ for CE configuration

For CE and CB; the magnitude of h_r and h_o are such that the results obtained for the parameters (eg z_i, z, A_v etc) are slightly effected if h_r and h_o are not included in this circuit.

→ Remove h_r and h_o

$h_o \rightarrow$ off admittance $1/h_o \rightarrow$ open circuit. \rightarrow neglect it


compare $1/h_o$ to R_L \rightarrow very large

In fixed bias configuration we have R_c in parallel with R_L $\rightarrow R_c \parallel R_L$

$$h_r = \frac{V_i}{V_o}$$

As $V_o \gg V_i$ $h_r \approx 0 \rightarrow$ neglect it
 $\Rightarrow h_{re} V_o \approx 0 \rightarrow$ short circuit

The circuit is as;



Comparing with r_e model.

$$h_{ie} = (\beta + 1)r_e$$


and $h_{fe} = \beta$

Conversion of h parameters

C.E conf

CB conf

Generally provided in CE configuration



CE to CB

$$h_{ib} = \frac{h_{ie}}{1 + h_{fe}}$$

$$h_{fb} = \frac{h_{ie} h_{oe}}{1 + h_{fe}} - h_{re}$$

$$h_{fb} = \frac{-h_{fe}}{1+h_{fe}}$$

$$h_{ob} = \frac{h_{oe}}{1+h_{fe}}$$

CE to CE

$$h_{ic} = h_{ie} \quad h_{rc} = 1 - h_{re}$$

$$h_{fc} = -(1+h_{fe}) \quad h_{oc} = h_{oe}$$

CB to CE

$$h_{re} = \frac{h_{ib}}{1+h_{fb}} \quad h_{rc} = \frac{h_{ib}h_{ob} - h_{rb}}{1+h_{fb}}$$

$$h_{fe} = \frac{-h_{fb}}{1+h_{fb}} \quad h_{oe} = \frac{h_{ob}}{1+h_{fb}}$$

The γ_e transistor Model



for Low frequency signal $\begin{cases} \rightarrow h \text{ parameters} \\ \rightarrow \gamma_e \text{ model.} \end{cases}$

for high frequency signal $\begin{cases} \rightarrow \text{hybrid } \pi \text{ model} \\ \rightarrow y \text{ parameters.} \end{cases}$

We will find out γ_e model for CE transistor.

E is common to i/p and o/p side.
considering npn transistor.


$$\begin{array}{l} \text{i/p } I = I_b \\ \text{i/p } V = V_{be} \end{array} \quad \begin{array}{l} \text{o/p } I = I_e \\ \text{o/p } V = V_{ce} \end{array}$$




We will modify this circuit in which collector branch will have the dependent current source and the emitter branch will have the forward biased diode.

D.C. s b/c $I = I_C = \beta I_B$

⇒ If you see the o/p characteristics of CE \Rightarrow o/p resistance is very large.




i/p chx similar to f.b diode.




$$Y_d = \frac{\Delta V_{BE}}{\Delta I_D} \rightarrow \text{i/p } V$$

$$\rightarrow \text{i/p } I$$



Replace the diode by dynamic resistance Y_d (e → emitter) Y_e

→



This model is also called as T model

Calculate of Y_e ?

Consider a pn junction diode with diode current equation $I_D = I_S (e^{\frac{V_D}{V_T}} - 1)$

$\eta = 1$ for Ge $\eta = 2$ for silicon } \rightarrow for low I.

$\eta = 1$ for both for high I.

$$\frac{dI_D}{dV_D} = I_S \frac{d}{dV_D} \left(e^{\frac{V_D}{\eta V_T}} - 1 \right)$$

$$\frac{1}{Y_d} = \frac{I_S e^{V_D/V_T}}{V_T}$$

$$\frac{1}{Y_d} = \frac{I_D + I_S}{V_T} \Rightarrow Y_d = \frac{V_T}{I_D}$$


$I_S = \text{small}$



At room temperature $T = 300\text{K} \Rightarrow V_T = 26\text{mV}$

$$Y_d = \frac{26\text{mV}}{I_D} \Rightarrow \boxed{r_e = \frac{26\text{mV}}{I_e}}$$

To calculate I_e , we need to draw the dc eq circuit.

Re model For Common Base Configuration





In C-E slope $\neq 0$

$I_B \uparrow \rightarrow \uparrow V_{CE}$ β is large.

$Y_o \neq \alpha$ (put V_{ce}) (MΩ)

Modification in Y_o model of CE transistor:
 Try to separate i/p and o/p sides.


Current through $Y_o = i_e$

$$i_e = i_c + i_b \Rightarrow \boxed{i_e = (\beta + 1) i_b}$$


($i_c = \beta i_b$)

Drop across $Y_o = V_e \cdot i_e$

$$= Y_o (\beta + 1) (i_b)$$




CE



$(\beta+1) r_e \approx \beta$

(r_e Model) CE Fixed Bias Configuration




i/p and o/p impedances?

We need to do two things.


- (i) Find ac equivalent circuit.
- (ii) Replace the transistor with r_e model. (ie CE r_e model)

For step (i) \rightarrow all the dc sources must be short circuited.
Short circuit all the capacitors

Step 1



Step 2



$$Z_i = \frac{V_i}{i_i}$$

1/p impedance is R_b in parallel with $(\beta+1)r_e$

$$Z_i = R_b \parallel (\beta+1)r_e = \frac{R_b (\beta+1)r_e}{R_b + (\beta+1)r_e}$$

Z_i

Output impedance Z_o ?

$$z_o = \frac{V_o}{i_o}$$


For z_o ; short circuit the source and open circuit the load.

$$V_s = 0V \quad R_L = \infty$$

$$V_i = 0V$$

$$i_b = 0A$$

$i_c = 0A \rightarrow$ current source open circuited



$$z_o = R_o \parallel R_L$$

$$z_o = \frac{R_o \cdot R_L}{R_o + R_L}$$

Simplifying z_i

$$(\beta+1) \approx \beta \rightarrow (\beta+1)r_e \approx \beta r_e$$

$$\text{If } R_B \geq 10(\beta+1)r_e$$

\rightarrow neglect from denominator

$$z_i = \frac{R_B}{R_B} \cdot (\beta+1)r_e$$

$$z_i = (\beta+1)r_e$$

when

$$R_B \geq 10(\beta+1)r_e$$

for z_o

$$R_o \gg (\text{large})$$

$$R_o \rightarrow R_L$$

$$R_o \geq 10R_L$$

\rightarrow neglect R_L

$$\Rightarrow z_o = R_L$$

Current Gain (A_i)

$$A_i = \frac{I_o}{I_i}$$


o/p I is the current through load resistance.
Using current divider rule;



$$I_2 = \frac{(\text{total cur}) (\text{other resista})}{R_1 + R_2}$$

$$I_1 = \frac{I R_2}{R_1 + R_2}$$

⇒ Have a single resistance in place of $V_o \parallel R_c$.



$$I_o = \frac{I_c (V_o \parallel R_c)}{(V_o \parallel R_c) + R_L}$$

$$A_i = \frac{\beta I_b (V_o \parallel R_c)}{(V_o \parallel R_c) + R_L} / I_i$$

C.D-R $I_b = \frac{I_i R_b}{R_b + (\beta + 1) r_e}$

$$A_i = \beta \left(\frac{I_i R_b}{R_b + (\beta + 1) r_e} \right) \left(\frac{V_o \parallel R_c}{(V_o \parallel R_c) + R_L} \right)$$

$$A_i = \beta \left(\frac{R_b}{R_b + (\beta + 1) r_e} \right) \left(\frac{V_o \parallel R_c}{V_o \parallel R_c + R_L} \right)$$

$$\textcircled{1} \quad Y_0 \geq 10R_c \Rightarrow Y_0 \parallel R_c \approx R_c$$

$$A_i = \beta \left(\frac{R_B}{R_B + (\beta+1)r_e} \right) \left(\frac{R_c}{R_c + R_L} \right)$$

$\textcircled{2}$ R_B and $R_c \approx \alpha$ (not present)
 \Rightarrow no fixed bias configuration

$$Y_0 < R_c \Rightarrow Y_0 \parallel R_c \approx Y_0$$

$$A_i = \beta \left(\frac{R_B}{R_B} \right) \left(\frac{Y_0}{Y_0 + R_L} \right)$$

$$A_i = \beta \left(\frac{Y_0}{Y_0 + R_L} \right)$$

Overall Current Gain (A_{i3})

ratio of o/p I to source I.
 Similar to h parameters A_{i3} .

$$A_{i3} = \frac{i_o}{i_s} = A_i \left(\frac{R_s}{R_s + Z_i} \right)$$

Voltage Gain (A_v)

$$A_v = \frac{V_o}{V_i} = \frac{\text{o/p V}}{\text{i/p V}}$$

$$V_o = -i_o R_L$$

$$\text{By C.D.B} \quad i_o = \frac{i_c (Y_0 \parallel R_c)}{Y_0 \parallel R_c + R_L}$$

$$i_c = \beta i_b$$

$$V_o = -\beta i_b \left(\frac{r_o \parallel R_c}{r_o \parallel R_c + R_L} \right) R_L$$

$V_i = ?$

It is the drop across R_b or $(\beta+1)r_e$

$$V_i = i_b (\beta+1)r_e$$

$$A_v = \frac{-\beta (r_o \parallel R_c \parallel R_L)}{(\beta+1)r_e}$$

① $\beta+1 \approx \beta \Rightarrow A_v = \frac{-r_o \parallel R_c \parallel R_L}{r_e}$

② $r_o \gg 10 R_c \Rightarrow$ neglect r_o

$$A_v = \frac{-R_c \parallel R_L}{r_e}$$

③ $R_L = \infty \gg R_c$
neglect R_L


$$A_v = \frac{-R_c}{r_e}$$

The -ve sign represents 180° phase shift b/w i/p and o/p voltages.

Overall voltage gain (A_{vs}) = $\frac{V_o}{V_s}$

$$A_{vs} = A_v \left(\frac{z_i}{z_i + R_s} \right)$$

Q Determine Z_i and Z_o , A_v and A_i



$$R_B = 270 \text{ k}\Omega$$

$$R_C = 2.2 \text{ k}\Omega$$


$$r_e = ?$$

$$r_e = \frac{26 \text{ mV}}{I_E}$$

$$I_E = ?$$

koracademy.com

dc eq circuit.



$$12 - I_B R_B - V_{BE} = 0$$

$$I_B = \frac{12 - 0.7}{270 \text{ k}} = 0.0414 \text{ mA} = 41.4 \mu\text{A}$$


$$I_E = (\beta + 1) I_B = (61)(41.4)$$

$$I_E = 2.525 \text{ mA}$$

$$r_e = \frac{26 \text{ m}}{2.525 \text{ m}}$$

$$\Rightarrow r_e = 10.18 \Omega$$

AC eq model?



$$Z_i = R_B \parallel (\beta + 1)r_e = \frac{R_B \cdot (\beta + 1)r_e}{R_B + (\beta + 1)r_e}$$

$$= \frac{(270k)(61)(10.18)}{270k + (61)(10.18)} \Rightarrow Z_i = 621 \Omega \approx 620 \Omega$$

$$Z_i = 0.61 k\Omega \approx 619 k\Omega$$

If $R_B \geq 10(\beta + 1)r_e$
 $\Rightarrow Z_i = (\beta + 1)r_e$

In this case $(\beta + 1)r_e = 0.621$
 $R_B = 270 k\Omega$

So neglecting R_B

$$\Rightarrow Z_i = 0.621 k\Omega \approx 621 \Omega$$

$$Z_o = ? \quad Z_o = r_o \parallel R_c = 2.85 k\Omega$$

$r_o \geq 10 R_c$
 $Z_o = R_c = 2.2 k\Omega$


A_v

$$A_v = \frac{-\beta i_b R_c}{i_b (\beta + 1)r_e}$$


$$(\beta + 1) \approx \beta$$

$$A_v = \frac{-R_c}{r_e} = -216.1$$

V_e Model For Voltage Divider Bias



- ① Ac equivalent circuit \Rightarrow s.c all C_s .
- ② V_e eq. model.



Let $R' = R_1 || R_2 = \frac{R_1 R_2}{R_1 + R_2}$


$Z_i = (\beta + 1)r_e || R'$

For Z_0 o/c the load i.e. $R_L = \infty$
and S.C the source. $V_s = 0$.

$$V_s = 0 \Rightarrow I_b = 0 \Rightarrow I_c = \beta I_b = 0$$

So the o/p side

$$Z_0 = Y_0 \parallel R_c$$



$$\Rightarrow Z_0 = \frac{Y_0 \parallel R_c}{Y_0 + R_c}$$

If $Y_0 \geq 10 R_c$
 Y_0 can be neglected.

$$Z_0 = R_c$$

Voltage Gain

koracademy.com

$$A_v = \frac{V_o}{V_i}$$

$$V_o = -i_o R_L = -I_c \left(\frac{Y_0 \parallel R_c}{Y_0 \parallel R_c + R_L} \right) R_L$$

$$V_o = -\beta I_b \left(\frac{Y_0 \parallel R_c}{Y_0 \parallel R_c + R_L} \right) R_L$$

$Y_0 \geq 10 R_c$
Neglected $R_0 \Rightarrow V_o = -\beta I_b \left(\frac{R_c}{R_c + R_L} \right) R_L$

If $R_L \gg R_c$

$$V_o = -\beta I_b R_c$$

$$V_i = I_b (\beta + 1) R_c$$


$$A_v = \frac{-\beta I_b R_c}{I_b (\beta + 1) r_e}$$

$$A_v = \frac{-\beta R_c}{(\beta + 1) r_e}$$

$$A_v = \frac{-R_c}{r_e}$$

Q. Determine r_e , Z_i , Z_o , A_v , A_i .

$$r_e = \frac{26 \text{ mV}}{I_E}$$




$$\beta = 100 \quad r_o = 50 \text{ k} \quad R_1 = 39 \text{ k} \quad R_2 = 4.7 \text{ k}$$

$$R_c = 3.9 \text{ k} \quad R_E = 1.2 \text{ k}$$

$$C_1 = 1 \mu\text{F} \quad C_2 = 1 \mu\text{F} \quad C_3 = 10 \mu\text{F}$$

$$I_E = ? \quad \text{dc analysis} \quad X_C = \infty$$

Transient eqn unit?



$$V_m = \frac{R_2 V_{cc}}{R_1 + R_2}$$

$$R_m = R_1 \parallel R_2$$

$$V_m = 1.72 \text{ V}$$

$$R_m = 4.194 \text{ k}\Omega$$

KVL to i/p loop

$$V_m - I_B R_m - V_{BE} - I_E (1.2 \text{ k}) = 0$$

$$I_E = (\beta + 1) I_B$$

$$I_B = \frac{V_m - V_{BE}}{R_m + (\beta + 1)(1.2 \text{ k})} = 8.13 \mu\text{A}$$


$$I_C = \beta I_B \Rightarrow I_C = 813.4 \mu\text{A}$$

$$I_E = I_B + I_C \Rightarrow I_E = 0.821 \text{ mA}$$

$$r_e = \frac{26 \text{ mV}}{0.821 \text{ mA}} \Rightarrow r_e = 31.6 \Omega$$


Ac eq: S.C all dc sources.
S.C all capacitors $X_C = 0$

The ac equivalent circuit is as;



$$R' = 4.7k \parallel 39k = 4.19k\Omega = R_{Th}$$

The V_e model;



$$Z_i = R' \parallel (\beta+1)r_e$$

$R' \approx 10(\beta+1)r_e$ ✗

$$(\beta+1)r_e = 3.19k\Omega$$

$$\Rightarrow Z_i = 1.81k\Omega$$


$$Z_o = r_o \parallel 3.9k\Omega = 50 \parallel 3.9k\Omega$$

$r_o \gg 10R_c$ ✓
neglect r_o

$$\Rightarrow Z_o = 3.9k\Omega$$

Emitter Follower Configuration

The o/p is taken from emitter terminal instead of collector.
Using CE transistor.



$V_{BE} \rightarrow$ barrier potential
 $0.7 \rightarrow Si$ $0.3 \rightarrow Ge$

KVL (and neglecting capacitors)

$$V_o = V_i - V_{be} \quad \text{or} \quad V_o \approx V_i$$

Voltage Gain

$$A_v = \frac{V_o}{V_i} \approx 1$$

Why is it called emitter follower?

180° phase shift b/w o/p and i/p when o/p is taken from collector terminal.
 when o/p is taken from emitter, it is in phase with the i/p signal. Like V_o is following V_i . They attain peak values at the same time.


AC Equivalent Circuit of E.F.C

E.F.C is used for impedance matching purposes.


It provides high impedance at i/p and low impedance at output.

$Z_i \uparrow$ $Z_o \downarrow$ opposite to fixed bias configuration.

- ① Short circuit all the dc sources. (ground is plus 0V)
- ② Short circuit all the capacitors.



Replace the transistor by its V_e model.



Input Impedance

$$Z_i = R_B \parallel (\beta r_e + R_E)$$

A circuit through then is not same \leftarrow ~~series~~ \rightarrow

$$i_e = (\beta + 1) i_b$$

$$\text{drop across } R_E = i_e R_E = i_b (\beta + 1) R_E$$

$$Z_i = R_B \parallel (\beta r_e + (\beta + 1) R_E)$$

$$\beta + 1 \approx \beta$$

$$Z_i = R_B \parallel (\beta r_e + \beta R_E)$$

$$Z_i = R_B \parallel \beta (r_e + R_E)$$

Generally $R_E \gg r_e$
 \hookrightarrow neglect it

$$\Rightarrow Z_i = R_B \parallel \beta R_E = \frac{\beta R_E R_B}{\beta R_E + R_B}$$

Output impedance


$$i_e = ?$$

$$i_b = \frac{v_i}{\beta r_e + \beta R_E}$$

$$i_e = (\beta + 1) i_b$$

$$i_e = \frac{(\beta + 1) v_i}{\beta r_e + \beta R_E} \quad \beta + 1 \approx \beta$$

$$I_e = \frac{V_i}{r_e + R_E}$$



For Z_o $V_i = 0V$
Short circ.

$$Z_o = r_e \parallel R_E$$

$$Z_o = \frac{r_e R_E}{r_e + R_E}$$

Generally

$R_E \gg r_e$
 \rightarrow neglecting for denominator

$$Z_o = \frac{r_e R_E}{R_E} \quad Z_o = r_e$$

Voltage Gain (A_v)

$$A_v = \frac{V_o}{V_i}$$

$$V_o = I_e R_E = \left(\frac{V_i}{r_e + R_E} \right) R_E$$

$$A_v = \frac{V_o}{V_i} = \frac{R_E}{r_e + R_E}$$

$R_E \gg r_e$ neglect for denominator

$$A_v \approx 1$$