

# Digital Logic Design

Signal A signal is a function, that represents the variation of a physical quantity with respect to any parameter.


Signal is the variation of electrical quantity (generally current or voltage) with time.

eg if  $x$  is not different at different times then it is a signal.

Discrete time signal. The signal which is defined for the discrete intervals of time. (it is the subset of analog signal).

## Digital Signal

In digital signal, we discretize both time and magnitude.



We divide the magnitude into  $M^+$  number of levels and the signal can take value equal to these values only.

→ All real world signals are analog.  
 → Digital signals are used in communication process to minimize the effect of noise.  
 noise → unwanted signal.

Digital system → old system → Modules → Basic unit (logic gates) → circuits (resistors, resistors, capacitors)

Advantages of Digital system

- (i) Noise immunity
- (ii) Uses less bandwidth.
- (iii) Energy saving
- (iv) Efficiency in longer distance transmission

$D \text{ volt} = 0 = \text{off}$   
 $S \text{ volt} = 2 = \text{on}$

Boolean Algebra

It is a set of rules used to simplify the given logic expression without changing its functionality.



## Rules

(i) Complement rule

A complement =  $A'$ ,  $\bar{A}$ , not A.

$$(A')' = A$$

(ii) AND.

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

$$\begin{aligned} A \cdot A &= A \\ A \cdot 0 &= 0 \\ A \cdot 1 &= A \\ A \cdot A' &= 0 \end{aligned}$$

(iii) OR

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

$$\begin{aligned} A + A &= A \\ A + 0 &= A \\ A + 1 &= 1 \\ A + A' &= 1 \end{aligned}$$

(iv) Distributive law

$$\begin{aligned} A \cdot (B + C) &= A \cdot B + A \cdot C \\ A + (B \cdot C) &= (A + B) \cdot (A + C) \end{aligned}$$

$$\begin{aligned} \text{eg } A + A'B &= (A + \bar{A}) \cdot (A + B) \\ &= 1 \cdot (A + B) \end{aligned}$$

$$\text{As } 1 \cdot A = A \Rightarrow = A + B$$

$$A + A'B = A + B$$

$$A' + AB = A' + B$$

(v) Commutative  $A+B = B+A$   
 $A \cdot B = B \cdot A$

(vi) Associative law  
 $(A \cdot B) \cdot C = A \cdot (B \cdot C)$

Priority  $\rightarrow$  (i) NOT (ii) AND (iii) OR

(vii) De Morgan's law  
 $(A+B)' = A' \cdot B'$   
 $(A \cdot B)' = A' + B'$

Example  $Y = BAC + AC' + BC'$   
 $Y = AC' (B+B') + BC'$   
 $Y = AC' \cdot (1) + BC'$   
 $A \cdot 1 = A$   
 $Y = AC' + BC'$   
 $Y = (A+B) C'$

Example  $AB + AB' = A(B+B')$   
 $= A(1) = A$   
 $A \cdot 1 = A$

A	B	F = AB + AB'
0	0	0
0	1	0
1	0	1
1	1	1

Example  $F = AB + AC + AB'C'$   
 $F = A(B + C + B'C')$

$A+AB = A$   
 $F = A [B + C + B'C']$

"  $F = A [B + C + C']$

$C+C' = 1$   
 $F = A [B + 1]$

$$A \cdot 1 = A$$

$$F = AB$$

Exple  $F = (A+B+C)(A+B'+C)(A+B+C')$

$$A+B = X \quad F = (X+C)(A+B'+C)(X+C')$$

$$A \cdot B \cdot C = A \cdot C \cdot B \quad F = (X+C)(X+C')(A+B'+C)$$

$$(A+B)(A+C) = A+BC \quad F = (X+CC')(A+B'+C)$$

$$A \cdot A' = 0$$

$$F = (X+0)(A+B'+C)$$

$$X+0 = X$$

$$F = X(A+B'+C)$$

$$F = (A+B)(A+B'+C)$$

$$A+BC = (A+B)(A+C) \quad F = A + B \cdot (B'+C)$$

$$F = A + B \cdot B' + B \cdot C$$

$$B \cdot B' = 0$$

$$F = A + BC$$

Example

$$G = (A+B)(A+B')(A'+B)(A'+B')$$

$$(A+B)(A+C) = A+BC$$

$$G = (A+B \cdot B')(A'+B \cdot B')$$

$$A+0 = A$$

$$G = (A+0)(A'+0)$$

$$AA' = 0$$

$$G = (A)(A')$$

$$G = 0$$

### Redundancy Theorem (Trick)

- i) Three variables
- ii) Each variable is repeated twice (may be A or A')
- iii) One variable is complemented.
- iv) Take the complemented variable.

eg  $Y = AB + A'C + BC$

Apply R.T  $Y = A \cdot B + A'C$

Proof

$$Y = A \cdot B + A'C + BC \cdot 1$$

$$Y = A \cdot B + A'C + BC(A+A')$$

$$Y = A \cdot B + A'C + ABC + A'BC$$

$$Y = AB(1+C) + A'C(1+B)$$

$$Y = AB + A'C$$

Example  $F = AB + BC + AC$

$$F = BC + AC$$

Example  $F = AB' + BC + AC$

$$F = AB' + BC$$

Example  $F = (A+B) \cdot (A'+C) \cdot (B+C)$

$$F = (A+B) \cdot (A'+C)$$

Exple  $G = (A+B) \cdot (B'+C) \cdot (A+C)$

$$G = (A+B)(B'+C)$$

Exmple  $F = A'B' + AC' + B'C'$

$$F = A'B' + AC'$$

## Sum of Product Form

total no. of combinations =  $2^n$        $n \rightarrow$  no. of variables

Decimal	A	B	C	F
0 $m_0$	0	0	0	0
1 $m_1$	0	0	1	0
2 $m_2$	0	1	0	1
3 $m_3$	0	1	1	0
4 $m_4$	1	0	0	1
5 $m_5$	1	0	1	1
6 $m_6$	1	1	0	1
7 $m_7$	1	1	1	1

$$F = A'B \cdot C' + A'B' \cdot C' + A \cdot B' \cdot C + ABC' + ABC$$

$\hookrightarrow$  SOP form       $\downarrow$  standard or

canonical form  $\rightarrow$   
 write directly from truth table

$$1 \rightarrow A$$

$$0 \rightarrow A'$$

SOP form is written only when the function is high.

(m) Min term  $\rightarrow ABC, AB, AC$  etc  
 (M) Max term  $\rightarrow A+B+C, A+B, A+C$  etc

$$F(A, B, C) = m_2 + m_4 + m_5 + m_6 + m_7$$

$$= \sum m(2, 4, 5, 6, 7)$$

Reducing the SOP form by boolean algebra

$$F = A'BC' + AB'C' + AB'C + ABC' + ABC$$

$$F = A'BC' + AB'(C+C') + AB(C+C')$$

$$C+C' = 1$$

$$F = A'BC' + AB' + AB$$

$$F = A'BC' + A(B+B')$$

$$F = A'BC' + A$$

$$A + A'B = A + B$$

$$F = \underline{A + BC'} \rightarrow \text{Minimal SOP form.}$$

↳ because it is minimized.

In canonical / standard SOP form each min term is having all the variables in normal or complemented form.

In minimal SOP form each min term does not have all the variables in normal or complemented form.

Q. For the given truth table, minimize the SOP expression

A	B	Y
0	0	0
0	1	1
1	0	0
1	1	1

$$Y = A'B + AB \rightarrow \text{canonical / standard SOP form}$$

$$Y = (A' + A)B$$

$$Y = (1)B$$

$$Y = B \rightarrow \text{minimal SOP form}$$

Q. Simplify the expression for  $Y(A, B) = \sum m(0, 2, 3)$

$$Y = m_0 + m_2 + m_3$$

$$Y = A'B' + A \cdot B' + A \cdot B$$

$$Y = (A + A')B' + A \cdot B$$

$$Y = (1)B' + A \cdot B$$

$$Y = B' + AB$$

$$A' + AB = A' + B$$

$$Y = B' + A \rightarrow \text{minimal SOP form}$$



## Product of Sum form

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

POS form is used only when the output is 1 only.

0 → A  
1 → A'

0 → A  
1 → A'

$$Y = (A + B + C) \cdot (A + B + C') \cdot (A + B' + C')$$

Max terms

To SOP  $A'B'C' + A'B'C + A'BC$

Complement of both sides

$$(Y')' = [A'B'C' + A'B'C + A'BC]'$$

$$(A+B)' = A' \cdot B'$$

$$Y = (A+B+C)' \cdot (A+B+C')' \cdot (A+B'+C)'$$

$$(A+B)' = A' \cdot B'$$

$$Y = (A+B+C) \cdot (A+B+C') \cdot (A+B'+C)$$

$$Y = (A+B+C) \cdot (A+B+C') \cdot (A+B'+C)$$

Reducing by boolean algebra

$$Y = (A+B+C) \cdot (A+B+C') \cdot (A+B'+C')$$

$$(A+B)(A+C) = A+BC$$

$$\rightarrow A+B=X \rightarrow (X+C)(X+C') = X + C \cdot C'$$

$$Y = (X + C \cdot C') (A+B'+C')$$

$$Y = (A+B) (A+B'+C')$$

Distributive  $Y = A + B \cdot (B'+C')$

Distributive  $Y = A + BB' + BC'$

$BB' = 0$   $Y = A + BC'$

$$Y = (A+B) (A+C')$$

→ minimal POS form

Q. For the given truth table, minimize the POS expression

Maxterm	A	B	Y
$M_0$	0	0	1
$M_1$	0	1	0
$M_2$	1	0	1
$M_3$	1	1	0

$$Y = (A+B') \cdot (A'+B')$$

$$(A+B)(A+C) = A+BC$$

$$Y = B' + A \cdot A'$$

$$Y = B'$$

$$AA' = 0$$

In POS form  $0 \rightarrow A$   $1 \rightarrow A'$

Y is written when it is low.

Q.  $Y = \pi(M_1, M_3) = \pi M(1, 3)$

$$Y = \sum m(0, 2)$$

SOP  $\rightarrow$  AND  $\rightarrow$  OR  
 POS  $\rightarrow$  OR  $\rightarrow$  AND

	A	B	C
$m_0$	0	0	0
$m_1$	0	0	1
$m_2$	0	1	0
$m_3$	0	1	1
$m_4$	1	0	0
$m_5$	1	0	1
$m_6$	1	1	0
$m_7$	1	1	1

$m$  term  $\rightarrow Y(A, B, C) = \sum m(0, 2, 3, 6, 7)$   
 $\text{Minterm} \rightarrow Y(A, B, C) = \sum M(1, 4, 5)$

SOP form  $0 \rightarrow A$   $1 \rightarrow A'$

$Y = A'B'C' + A'BC' + A'B'C + ABC$   
 Canonical SOP form

$Y = A'B'C' + A'B(C+C') + AB(C+C')$   
 $C+C=1$

$Y = A'B'C' + A'B + AB$

$Y = A'B'C' + (A+A')B$

$Y = A'B'C' + B$

$Y = A'C' + B \rightarrow$  minimal SOP form

POS form  $0 \rightarrow A$   $1 \rightarrow A'$

$Y = (A+B+C') \cdot (A'+B+C)$   
 Canonical POS form

$Y = (A+B+C') \cdot (A'+B+C)$   
 Canonical POS form

$Y = (A+B+C') \cdot (A'+B)$

$Y = B + (A+C')$

$$Y = B + (AA') + A'C'$$

$$Y = B + A'C'$$

Distribute the kv

~~$$Y = AB + BC'$$~~

$$Y = (A' + B) \cdot (B + C')$$

### Minimal To Canonical Form Conversion (SOP)

$$Y = A + B'C$$

Step 1 → 3 variables A, B, C

Step 2 → Variables absent in each term

Step 3 → Include the absent variables using  $A + A'$  as  $A + A' = 1$

$$Y = A + B'C$$

$$Y = A \cdot 1 \cdot 1 + B'C \cdot 1$$

$$Y = A(B + B')(C + C') + (A + A')B'C$$

$$Y = AB + AB'(C + C') + AB'C + A'B'C$$

$$Y = ABC + ABC' + AB'C + AB'C' + AB'C + A'B'C$$

$$A + A = A$$

$$Y = ABC + ABC' + AB'C + AB'C' + AB'C$$

### POS

- i) No. of variables
- ii) Absent variables
- iii) Include the absent variables

eg  $(A + B)(A' + C)$

$$(A + B)(A' + C)$$

$$\downarrow$$

$$C \cdot C'$$

$$\downarrow$$

$$B \cdot B'$$

$$F = (A+B+C')(A'+C) \rightarrow \text{minimised pos}$$

$$F = (A+B+C')(A'+C+0)$$

$$F = (A+B+C')(A'+C+B \cdot B')$$

$$F = (A+B+C')(X+B \cdot B')$$

$$X + X \cdot Y' = (X+X) \cdot (X+Y')$$

$$F = (A+B+C')(X+B)(X+B')$$

$$F = (A+B+C')(A'+C+B)(A'+C+B')$$

↳ canonical POS

**POS  $\rightarrow$  OR 0      SOP  $\rightarrow$  AND 1**

Example

$$F = A + B'C$$

$$F = A \cdot 1 \cdot 1 + B'C \cdot 1$$

$$F = A(B+B')(C+C') + (A+A')B'C$$

$$F = (AB+AB')(C+C') + AB'C + A'B'C$$

$$F = ABC + ABC' + AB'C + AB'C' + A'B'C + A'B'C$$

$$A + A' = 1$$

$$F = ABC + ABC' + AB'C + A'B'C' + A'B'C$$

↳ canonical

Ans

For  $n$  variables  $\rightarrow 2^n$  minterms or maxterms

Q. For  $n=4$ , what is the total no. of logical expressions.

for  $n=2$  (A, B)

$$\begin{array}{cccc} 1 & A & AB' & AB=BA \\ 0 & A' & A'B & A+B=B+A \end{array}$$

$$\begin{array}{cccc} AB+AB' & B & A+B' & AB' \\ AB+AB' & B' & A'+B & A'+B' \end{array}$$

Total = 16 logical expressions for 2 variables

$$16 = 2^4 \Rightarrow 16 = 2^{2 \times 2} \rightarrow \text{no. of}$$

Total number of logical expressions for n variables are

$$2^{2^n}$$


Complement Meaning - And Examples

$$U = \{a, e, i, o, u\} \quad A = \{a, e, i\}$$

$$A' \text{ or } \bar{A} = U - A \Rightarrow A' = \{o, u\}$$

$$U = A + A' = \{a, e, i\} + \{o, u\} = \{a, e, i, o, u\}$$

In binary



$$U = \{0, 1\}$$

$$A = \{0\}$$

$$A' = U - A = \{0, 1\} - \{0\} = \{1\}$$

$$A = \{1\}$$

$$A' = \{0, 1\} - \{1\} = \{0\}$$

$$0 \leftrightarrow 1$$

AND  $\leftrightarrow$  OR

$$\cdot \leftrightarrow +$$

$$0 \leftrightarrow 1$$

eg  $\bar{F} = \overline{(A'B + B'A)}$   
 let  $AB = L$      $BA = M$

$$\bar{F} = \overline{(L + M)} = \bar{L} \cdot \bar{M}$$

$$\Rightarrow \bar{F} = \overline{(A'B)} \cdot \overline{(B'A)}$$

$$\bar{F} = (A + B') (B + A') \text{ Ans}$$

Q  $\bar{F} = A \cdot B + A \cdot A' + B' \cdot B + B' \cdot A'$   
 $A \cdot A' = 0$

$$\bar{F} = A \cdot B + A' \cdot B' \text{ Ans.}$$

Q. Consider a logic circuit with three inputs A, B, C. Output is 1 for the following conditions

- i) B and C are true.  $B \cdot C$
- ii) A and C are false.  $A' \cdot C'$
- iii) A, B and C are true.  $A \cdot B \cdot C$
- iv) A, B and C are false.  $A' \cdot B' \cdot C'$

Minimize the function Y.

$$Y = \underline{B \cdot C} + \underline{A' \cdot C'} + \underline{A \cdot B \cdot C} + \underline{A' \cdot B' \cdot C'}$$


$$Y = (1 + A) BC + (1 + B') A' C'$$

$A + 1 = 1$        $A \cdot 1 = A$

$$Y = BC + A' C'$$

Number	Base / Radix
Binary	2      0, 1
Octal	8      0, 1, 2, 3, 4, 5, 6, 7
Decimal	10
Dodecimal	12      0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B
Hexadecimal	16      0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F

left most bit  $\rightarrow$  most significant bit  
 Right most bit  $\rightarrow$  least significant bit.



Bit is the smallest unit of data.

- 1 Nibble = 4 bits BCD and hexadecimals
- 1 Bytes = 8 bits
- 1 word = 16 bits
- 1 double word = 32 bits

Decimal to Binary Conversion

Divisor	Dividend	Remainder	
2	13	1	
2	6	0	
2	3	1	
2	1	1	
2	0	0	from system
	0	0	1101

$(25.625)_{10} \rightarrow ( )_2$

2	25	1 $\rightarrow$ LSB	
2	13	0	
2	6	0	$(25)_{10} \rightarrow (1101)_2$
2	3	1	
2	1	1 $\rightarrow$ MSB	
	0		

$0.625 \times 2 = 1.25$   
 Carry after part  $\downarrow$



$$0.25 \times 2 = 0.50$$

$$0.50 \times 2 = 1.00$$

$$0.00 \times 2 = 0.00$$

$$(25.625)_{10} = (11001.10100)_2$$

Integer  
÷ 2

↑

Decimal  
× 2

↓ don't  
ret

### Decimal to Octal

Divide integer by 8 and multiply  
fractional part by 8.

eg  $(112)_{10} \rightarrow ( )_8$

8	112	0	→ LSB
8	14	6	
8	1	1	
	0		→ MSB

$$(160)_8 = (112)_{10}$$

eg  $(25.625)_{10} \rightarrow (31.50)_8$

8	25	1	→ LSB
8	3	3	
	0		→ MSB

$$(25)_{10} \rightarrow (31)_8$$

$$(0.625)_{10} = (.50)_8$$

$$0.625 \times 8 = 5.00$$
$$0.000 \times 8 = 0.0000$$

# Decimal to hexadecimal

Divide integer part by 16  
Multiply fractional part by 16

eg  $(254)_{10} \rightarrow (FE)_{16}$

16	254	14 $\rightarrow E$	$\rightarrow$ LSD
16	15	15 $\rightarrow F$	
	0		$\rightarrow$ MSD

$16 \times 15 = 240$

eg  $(25.625)_{10} \rightarrow (19.A)_{16}$

16	25	9	
16	1		
	0		

$(25)_{10} \rightarrow (19)_{16}$   
 $1 \rightarrow$  MSB  $9 \rightarrow$  LSB  
 A

$0.625 \times 16 = 10.000$   
 $0.00 \times 16 = 0.000$

$(0.625)_{10} \rightarrow (A0)_{16}$

If  $r \rightarrow$  base  
 From decimal to  $r$  base conversion

Multiply fractional part by  $r$   
Divide by  $r$

base 4	27.4	4	27	3	$0.4 \times 4 = 1.6$
	27	4	6	2	$0.6 \times 4 = 2.4$
		4	1	1	$0.4 \times 4 = 1.6$
		0			$0.6 \times 4 = 2.4$

12301212

## Octal to Binary

$$0 \rightarrow 000$$

$$1 \rightarrow 001$$

$$2 \rightarrow 010$$

$$3 \rightarrow 011$$

$$4 \rightarrow 100$$

$$5 \rightarrow 101$$

$$6 \rightarrow 110$$

$$7 \rightarrow 111$$

$$(37.45)_8$$

$$= 011111.100101$$

$$(22.07)_8 =$$

$$(010010.000111)_2$$

## Binary to Octal

Make group of 3.

Integer part  $\rightarrow$  me left to right

Fractional part  $\rightarrow$  me right to left

$$\rightarrow (010110.110)_2 \rightarrow (26.6)_8$$

$$010 = 2 \quad 110 = 6$$

## Binary to Hexadecimal


Make a group of 4.

Hexadecimal  $\leftarrow$

Binary  $\rightarrow$

Octal  $\leftarrow$

# Binary Division



Complement →  $r$ 's complement [radix comp] 1001  
 →  $(r-1)$ 's complement (Diminished radix comp) 00110

Everything other than the given number is the complement of the number.

eg complement of  $(7)_{10} = 10 - 7 = 3$

complement of  $(9)_{10} = 13 - 9 = 4$

Generalizing  $N \rightarrow$  given number  
 $n \rightarrow$  total no. of digits in the given number  $r \rightarrow$  base

$r^n - N$   
 eg  $10^4 - 5690 = 4310$

eg let  $N = 5690$   $10^4$  complement = ?  
 $r = 10$   $N = 5690$   $n = 4$   
 $10^4 - 5690 = 4310$

eg \*  $N = 1101$       2's complement = ?  
 $r = 2$        $n = 4$   
 $r^n - N = 2^4 - 1101 = 16 - 1101$   
↓                      ↓  
Dene                      5mg  
 $\Rightarrow 10000 - 1101 = \underline{00011}$

(r-1)'s complement

→ In decimal system  $r = 10$   
 $\Rightarrow$  r's complement = 10's complement

$(r-1)$ 's complement = 9's complement.

→ for decimal binary system

$r = 2$       2's complement      1's complement.

→ for octal base system  
 8's complement      7's complement

r's complement =  $r^n - N$   
 $(r-1)$ 's complement =  $r^n - N - 1$

$(r-1)$ 's comp = r's compl - 1

$(r-1)$ 's comp + 1 = r's compl.

In  $(r-1)$ 's compl → no borrow operation is involved.  
 In r's compl → borrow is involved.

eg 7's complement of octal no 5674 = ?

$$r=8 \quad n=4 \quad N=5674$$

$$\begin{aligned} &= 8^4 - 5674 - 1 \\ &= (4096)_{10} - 5674 - 1 \\ &= (10000)_8 - 5674 - 1 \end{aligned}$$

Remainder is 8 in case of octal number system

$$\begin{array}{r} 10000 \\ \underline{\phantom{10000}} \\ 7777 \end{array}$$

$$7's = 7777 - 5674 = 2103$$

$$\begin{aligned} 8's \text{ complement of } 5674 &= 2103 + 1 \\ &= 2104 \end{aligned}$$

eg 1's complement of 1101

$$\begin{array}{r} 1111 \\ \underline{1101} \\ 0010 \rightarrow 1's \end{array}$$

$$\begin{array}{r} 0010 \\ \underline{\phantom{0010}} \\ 0011 \rightarrow 2's \end{array}$$

Q. 1's compliment of  $(1010)_2 = ?$

$$(r-1)'s \text{ compl} = r^n - N - 1$$
$$= (r^n - 1) - N$$

let  $n=4$

$$= (r^4 - 1) - N$$

if  $r=10 \Rightarrow = 9999$

if  $r=8 \Rightarrow = 7777$


if  $r=16 \Rightarrow = FFFF$

if  $r=2 \Rightarrow = 1111$

Here

$$\begin{array}{r} 1111 \\ -1010 \\ \hline 0101 \end{array}$$

Ans



Q. 2's compliment of  $(10111010)_2$

$$2's \text{ compl} = 1's \text{ compl} + 1$$
$$= 01000101 + 1$$

$$= 01000110 \rightarrow 2's \text{ compl}$$

Shortcut for 2's compliment

Step 1 Write down the given number.

Step 2 Starting from LSB, copy all the zeros till the first 1.

Step 3 Copy the first 1.

Step 4 Complement the remaining bits.

eg ① 1011000 <sup>↑</sup> *Ans 1 for LSB*  $\rightarrow$  *LSB*

② 1000  
 ④ 01001000  $\rightarrow$  2's complement

eg 101100  
 010100  $\rightarrow$  2's complement

### Binary Subtraction Using 1's Complement

Step ① Convert the number to be subtracted to its 1's complement form.

Step ② Perform the addition.

Step ③ If the final carry is 1, then add it to the result obtained in step ②. *End around carry*  
 If the final carry is 0, result obtained in step ② is negative and is the 1's complement form.

$$A - B = A + (-B)$$

Example  $(1100)_2 - (0101)_2$

$A = 1100$      $B = 0101$   
 $B' = 1010$

$$A + (-B) = 1100$$

*final carry = 1*  
 $\rightarrow$  *so add 1*

$$\begin{array}{r} 1100 \\ + 1010 \\ \hline 100110 \\ \hline 0111 \end{array}$$



Example  $A = 0101$        $B = 1100$   
 $-B = 1's \text{ compl of } B = 0011$

$$A + (-B) = \begin{array}{r} 0101 \\ + 0011 \\ \hline \end{array}$$

Final carry = 0  $\rightarrow$  so result is B negative and 1's complement

so invert it  $0111 \rightarrow$  Answer

## Binary subtraction using 2's complement

Step 1 Find 2's compl of the number to be subtracted.

Step 2 Perform the addition.

Step 3 If final carry is generated then the result is positive and in its true form.  
 If final carry is not produced, then the result is negative and is in 2's complement form.

We neglect the final carry in 2's complement.

Example  $0100 = B$        $A = 1001$   
 $A - B = ?$

$$1's \text{ compl of } B = 1011$$

$$2's \text{ compl} = 1011$$

$$A + (2's \text{ of } B) = \begin{array}{r} 1100 \\ 1001 \\ \hline 10101 \end{array}$$

so  $A - B = 0101$

Range of 2's comp

$$-2^{n-1} \text{ to } +(2^{n-1}-1)$$

If 4 bits

$$-8 \text{ to } +7$$

Exple A = 0110 B = 1011

$$1's \text{ comp } B = 0100$$

$$\begin{array}{r} 0100 \\ +1 \\ \hline 0101 \end{array} \rightarrow 2's \text{ comp}$$

$$A + (2's \text{ comp } B) \begin{array}{r} 0110 \\ 0101 \\ \hline 1011 \end{array}$$

Final ans

So Ans is -1 and is 2's comp

$$1's \text{ comp of } 1011 = 0100$$

$$\begin{array}{r} 0100 \\ +1 \\ \hline 0101 \end{array} \rightarrow 2's \text{ comp}$$

Ans ← A - B

## Data Representation Using Signed Magnitude

### Data Representation

Magnitude

Complement

Signed

⊕ and ⊖

Unsigned

only +ve  
using +ve

1's comp

⊕ and ⊖

2's comp

⊕ and ⊖

In all the representations the number is represented in same way.

(a) Unsigned mag

$$+6 \rightarrow 110$$

$-6 \rightarrow$  can't represent.

(b) Signed mag

$$+6 \rightarrow 0110$$

0  $\rightarrow$  sign bit

If sign bit = 0  $\rightarrow$  +ve  
" = 1  $\rightarrow$  -ve

eg.  $-6 = 1110$

eg.  $+13 = 01101$   
 $-13 = 11101$

1. Range of signed magnitude

$$-(2^{n-1} - 1) \text{ to } +(2^{n-1} - 1)$$

$n \rightarrow$  no. of variables

if  $n=4 \rightarrow$  Range  $-7$  to  $+7$

(c) 1's Complement Representation

To represent a negative number write the +ve number and then take its 1's complement.

eg for -6.

$$\begin{array}{l} \text{1st} \\ +6 = 0110 \\ -6 = 1001 \end{array}$$

eg for -9

$$\begin{array}{l} +9 = 1001 \\ -9 = 0110 \end{array}$$

$$\begin{array}{l} \text{eg} \\ +0 = 0000 \\ -0 = 1111 \end{array}$$

Range of 1's complement

$$-(2^{n-1} - 1) \text{ to } +(2^{n-1} - 1)$$

(d) Representation Using 2's complement

write the +ve and then take its 2's compl

eg -6

$$\begin{array}{l} \text{1st} \\ +6 = 0110 \\ \text{1's compl} \quad 1001 \\ \quad \quad \quad +1 \end{array}$$

$$\underline{1010} \rightarrow 2\text{'s compl}$$

$$-6 = 1010$$

only one zero in 2's complement

Range

$$-2^{n-1} \text{ to } +2^{n-1} - 1$$

eg for  $n=4$

$$-8 \text{ to } +7$$

-ve number ~~to~~ +ve → take its 2's compl.

## Binary Coded Decimal

In this code, each decimal digit is represented by a 4 bit binary number.

$r=10$       0 to  $(r-1)$       0 to 9.

143 → decimal number not a decimal digit

Positional weights are 8-4-2-1

Decimal      BED

↓ 8 4 2 1

0      0000

1      0001

2      0010

3      0011

4      0100

5      0101

6      0110

7      0111

8      1000

9      1001

10      X X X X

11      X X X X

12      X X X X

13      X X X X

14      X X X X

15      X X X X

~~16      X X X X~~

$2^4 = 16$

10 out of 16

X → don't care

Decimal numbers not digits

eg for  $(17)_{10} \rightarrow \text{BCD} = ?$

1  $\rightarrow$  0001      7  $\rightarrow$  0111

17  $\rightarrow$  00010111

eg 10

1  $\rightarrow$  0001      0  $\rightarrow$  0000

10  $\rightarrow$  00010000

eg  $(156)_{10} \rightarrow \text{BCD} = 0001010110$

1  $\rightarrow$  0001      5  $\rightarrow$  0101      6  $\rightarrow$  0110

### BCD to Decimal

let  $(1010)_{\text{BCD}} \rightarrow (14)_{10} = ?$

Start from right end make a group of 4.

00010100  
14

BCD rep of decimal numbers beyond 9 is called Packed BCD.

### Comparison B/w Binary And BCD

	Binary	BCD
$(10)_{10}$	1010	0001 0000

$(12)_{10}$	1100	0001 0010
-------------	------	-----------

without the per bits  
no. of bits.

BCD is less efficient than binary.

## 2421 code

Also a BCD code with positional weights 2-4-2-1.

Decimal Digit	Set I	Set II <sup>Preferred</sup>
	2421	2421
	lower significance	self complementing property
0	0000	0000
1	0001	0001
2	0010	0010
3	0011	0011
4	0100	0100
→ 5	0101	1011
6	0110	1100
7	0111	1101
8	1110	1110
9	1111	1111

Self complementing code is also called reflecting code.

$$9 = (\bar{0}) \quad 8 = (\bar{1}) \quad 7 = (\bar{2})$$

## Excess 3 code

↳ Add 3 to BCD

Decimal → BCD  $\xrightarrow{\text{Add } 0011}$  Excess 3.

eg 5 → 0101 → 0101  
+ 0011  
1000 → (8)  
1000 is excess 3 code for 5.

X5-3 code is unweighted  
 It is a 4 bit code.

Decimal	BCD	X5-3
0	0000	0011
1	0001	0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100

X5-3 for 24

9 → 24  
 2 → 0010      4 → 0100

24 → ~~0101~~ 0011

656  
 9  

$$\begin{array}{r} 0010 \quad 0011 \\ 0011 \quad 0100 \\ \hline 0101 \quad 0111 \end{array} \rightarrow \text{X5-3 for 24}$$

Excess 3 code is the only unweighted code which is self complementing.

If sum of weights = 9 → self complementing

eg 2421 → 2+4+2+1 = 9 ✓

8421 → 8+4+2+1 = 15 ≠ 9 ✗



## X's 3's Complement Addition

$$(27)_{10} + (39)_{10}$$

$$(27)_{10} \rightarrow 00100111 \rightarrow 01011010$$

+ 0011 0011

$$(39)_{10} \rightarrow 00111001 \rightarrow 01101100$$

0011 0011

$$\begin{array}{r} 01011010 \\ + 01101100 \\ \hline 11000110 \rightarrow X \end{array}$$

91  $\rightarrow$  End carry = 1  
92  $\rightarrow$  F.C  $\rightarrow$  3  
add 3 to it

$$\begin{array}{r} 11000110 \\ - 00110011 \\ \hline \end{array}$$

$$\boxed{10011001} \text{ Ans.}$$

## LOGIC GATES

It is a physical device which performs logic operation on one or more logical inputs and produces a single logical output.


i) Basic gates  $\rightarrow$  NOT, AND, OR

ii) Universal gates  $\rightarrow$  NAND and NOR

iii) Arithmetic gates  $\rightarrow$  X-OR, X-NOR.


NAND and NOR  
 Associative X      Commutative ✓

Exclusive OR gate



IEEE symbol

$$\begin{aligned}
 Y &= A \oplus B \\
 &= A \cdot B' + A' \cdot B \\
 &\text{or } (A + B) \cdot (A' + B')
 \end{aligned}$$



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

$$\begin{aligned}
 A \oplus A &= 0 \\
 A \oplus A' &= 1 \\
 A \oplus 0 &= A \\
 A \oplus 1 &= A'
 \end{aligned}$$

If  $A \oplus B = C$   
 $B \oplus C = A$   
 $A \oplus C = B$

$$\Rightarrow A \oplus B \oplus C$$

$$A \oplus A = 0$$

$$A \oplus A \oplus A = A$$

$$A \oplus A \oplus A + \dots = A \text{ if } n = \text{odd} \\ = 0 \text{ if } n = \text{even}$$

## XNOR Gate



A	B	$A \oplus B$
0	0	1
0	1	0
1	0	0
1	1	1

When  $A = B$   $0/p = 1$

When  $A \neq B$   $0/p = 0$

laws XNOR follows associative and commutative

$$\begin{aligned} A \oplus A &= 1 \\ A \oplus A' &= 0 \\ A \oplus 0 &= A' \\ A \oplus 1 &= A \end{aligned}$$

$$Y = A \oplus B = A \cdot B + A' \cdot B'$$

$$A \oplus A = 1$$

$$A \oplus A \oplus A = A$$

$$A \oplus A \oplus A \oplus \dots = A \text{ if } n = \text{odd} \\ = 0 \text{ if } n = \text{even}$$

XOR and XNOR → complement → even 1/0  
XOR and XNOR → same → odd 1/0

→  $A \oplus B \oplus C = A \oplus B \oplus C$

→  $D \oplus A \oplus B \oplus C = A \oplus B \oplus C \oplus D$

### K' MAP (Karnaugh Map)

logic minimization

koracademy.com

	A	B	C	F
m <sub>0</sub>	0	0	0	0
m <sub>1</sub>	0	0	1	0
m <sub>2</sub>	0	1	0	1
m <sub>3</sub>	0	1	1	0
m <sub>4</sub>	1	0	0	1
m <sub>5</sub>	1	0	1	1
m <sub>6</sub>	1	1	0	1
m <sub>7</sub>	1	1	1	1

SOB →  $F = \overline{A}BC' + \overline{A}B'C' + \overline{A}BC + \overline{A}B'C' + ABC$

$F = \overline{A}BC' + (\overline{A}B')(C+C') + AB(C+C')$

C+C=1

$F = \overline{A}BC' + \overline{A}B' + AB$

$F = \overline{A}BC + A(B+B')$

$F = A + \overline{A}BC$

$A + \overline{A}B = A + B$

~~Final~~  $F = A + BC'$

A \ BC 00

0 | M0

0 | M1

0 | M2

1 | M3

1 | M4



1 | M5

1 | M6

why?  
 $(A + A') = 1$   
 in the cells.

same 1 can be paired  
 to k than once.

Arrange the cells in such a way that only  
 one variable changes at a time.



no diagonal  
 pairing →  
 cause two  
 variables changing

A → MSB  
 C → LSB  
 (MSB to LSB)

Pairing of 2 1s → 4 1s → 8 1s  
 → 16 1s

First check for 16  $\rightarrow$  8  $\rightarrow$  4  $\rightarrow$  2

$F = I + II \rightarrow$  groups of 1s (implicants)  
 Write the ones that do not change.

$$F = A \cdot 1 \cdot 1 + 1 \cdot B \cdot C'$$

$$F = A + BC'$$

Ex 1:  $F(A, B, C) = \sum m(1, 3, 5, 7)$   
 sop:  $m_1, m_3, m_5, m_7$

- ① Find out no. of variables  $n = 3 (A, B, C)$
- ② Find out no. of cells / total combinations in truth table  $= 2^3 = 8$

A \ BC	00	01	11	10
0	0	1	1	0
1	0	1	1	0

↳ implicant

$$F = C \text{ ans.}$$

Ex 2  $F(A, B, C) = \sum m(0, 1, 2, 4, 7)$

A \ BC	00	01	11	10
0	1	1	0	1
1	1	0	1	0

① don't be paired with others to alone

$$F = I + II + III + IV$$

$$F = BC' + A'B' + ABC + A'C'$$

ans

Ex 3  $F(A,B,C) = \sum m(1,3,6,7)$

A \ B	00	01	11	10
0	0	1	1	0
1	0	0	1	1

Groupings: (01, 11) → I, (11, 10) → II, (10, 11) → III

$F = I + II + III$

$F = AB + A'C + BC$

~~$F = AB$~~  Redundancy theorem

$\Rightarrow F = AB + A'C$  Ans

Ex 4  $F(A,B,C) = \sum m(0,1,5,6,7)$

A \ B	00	01	11	10
0	1	1	0	0
1	0	1	1	1

Groupings: (00, 01) → I, (01, 11) → II, (11, 10) → III, (10, 11) → IV

$F = I + II + III$

$F = AB + A'B' + AC$

$F = I + II + IV$

$F = AB + A'B' + B'C$

The result is minimum but ~~can~~ <sup>may</sup> not be the same / unique.

Implicant The group of 1's is called implicant.

It can be a group of 1, 2, 4, 8, 16 ones.

Prime implicants Largest possible group of a 1.

Essential Prime Implicant Group of 1 in which at least one is single | which

can't be unsolved in any other way.

AB \ CD	00	01	11	10
00			1	1
01		1	1	
11		1		
10				

$I \rightarrow EP2$        $II \rightarrow NEPI$   
 $III \rightarrow EPI$

### 4 variables KMAP

Ex 1  $f(A, B, C, D) = \sum m(0, 2, 3, 7, 11, 13, 14)$

AB \ CD	00	01	11	10
00	1 $m_0$		1 $m_3$	1 $m_2$
01		1 $m_5$	1 $m_7$	1 $m_6$
11	1 $m_{12}$	1 $m_{13}$	1 $m_{15}$	1 $m_{14}$
10	1 $m_8$	1 $m_9$	1 $m_{11}$	1 $m_{10}$

$F = I + II + III + IV$

$$F = CD + A'B'D' + ABC + ABD$$

combine 2's  $\rightarrow$  1 (then reduced)

4  $\rightarrow$  2  
 8  $\rightarrow$  3  
 16  $\rightarrow$  4



Ex 2

$$F(A, B, C, D) = \sum m(0, 2, 3, 5, 7, 8, 10, 11, 14, 15)$$

AB \ CD	00	01	11	10
00	1		1	1
01		1	1	
11			1	1
10	1		1	1

Groupings: I (00, 10), II (01, 11), III (00, 01), IV (11, 10)

$$F = I + II + III + IV$$

$$F = CD + B'D' + AC + A'BD \quad \underline{\text{Ans}}$$

Example 3

1	1	1	1
1	1	1	1

$$F = 1$$

Ex 4

$$F(x, y, z, w) = \sum m(1, 5, 7, 9, 11, 13, 15)$$

xy \ zw	00	01	11	10
00		1		
01		1	1	
11		1	1	
10		1	1	

Groupings: Quad I (01, 11), Quad II (00, 01), Quad III (01, 11)

$$F = \text{Quad I} + \text{Quad II} + \text{Quad III}$$

$$F = xw + yw + zw \quad \underline{\text{Ans}}$$

# Don't Care In K MAP

Doesn't matter

Ex 1.  $F(A, B, C) = \sum m(2, 3, 4, 5) + \sum d(6, 7)$

A \ BC	00	01	11	10
0			1	1
1	1	1	X	X

→ quad 4  
→ quad 8

X → 0 for max terms  
X → 1 operating with min terms.

$$F = A + B$$

# K MAP Using Max terms

Here group 0s

Ex 1

A \ BC	00	01	11	10
0	0	0	0	1
1	1	1	1	1

→ I  
→ II

$$\bar{F} = I + II$$

$$F' = A'B' + A'C$$

De Morgan's law

$$(F')' = (A'B' + A'C)'$$

$$\Rightarrow F = (A'B')' \cdot (A'C)'$$

Again De Morgan's law

$$F = (A + B) \cdot (A' + C')$$

POS form

$$F = A + BC'$$

Ex 2.  $F(A, B, C, D) = \sum m(1, 3, 5, 4, 9, 11, 14, 15)$

$F(A, B, C, D) = \prod M(0, 2, 6, 7, 8, 10, 12, 13)$

AB \ CD	00	01	11	10
00	0			0
01			0	0
11	0	0		0
10	0			0

Groupings: I (00, 10), II (01, 11), III (00, 01, 10, 11)

~~In grouping 0s~~  
~~max terms~~ ~~is~~ ~~opposite~~ ~~of~~ ~~min terms~~  
 min terms  $2 \rightarrow 4 \rightarrow 8 \rightarrow 16$

as for 0  $F' = I + II + III$


$F' = B'D' + A'BC + ABC'$

De Morgan's law.

$F = (B + D) \cdot (A + B' + C') \cdot (A' + B' + C)$

MS

# Seven Segment Display Decoder




	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>	a	b	c	d	e	f	g
(0) →	0	0	0	0	1	1	1	1	1	1	0
(1) →	0	0	1	0	0	1	1	0	0	0	0
(2) →	0	0	1	0	1	1	0	1	1	0	1
(3) →	0	0	1	1	1	1	1	1	0	0	1
(4) →	0	1	0	0	0	1	0	0	0	1	1
(5) →	0	1	0	1	1	0	1	1	0	1	1
(6) →	0	1	1	0	1	0	1	1	1	1	1
(7) →	0	1	1	1	1	1	1	0	0	0	0
(8) →	1	0	0	0	1	1	1	1	1	1	1
(9) →	1	0	0	1	1	1	1	0	0	1	1

Greater than 9 → don't care.

KMap

for a



$$a = b_3 + b_1 + b_2' b_0' + b_2 b_0$$

$$a = b_1 + b_3 + b_0 \oplus b_2$$

for b

$b_3 b_2$	$b_1 b_0$	00	01	11	10
00		1	1	1	1
01		1	0	1	0
11		X	X	X	X
10		1	1	X	X

Annotations: III (top row), I (bottom row), IV (left column), II (right column)

exclusive NOR

$$b = b_3 + b_1 b_0 + b_2' + b_2' b_0'$$

for c

$b_3 b_2$	$b_1 b_0$	01	11	10
00		1	1	0
01		1	1	1
11		X	X	X
10		1	1	X

Annotations: IV (top row), I (bottom row), II (left column), III (right column)

$$c = b_3 + b_2 + b_1' + b_0$$

for d

$b_3 b_2$	$b_1 b_0$	01	11	10
00		0	0	1
01		0	0	1
11		X	X	X
10		1	1	1

Annotations: II (top row), I (middle row), III (right column), IV (left column)

$$d = b_3 + b_1 b_0 + b_2' b_1 + b_2 b_1' b_0$$

For e

$b_2 b_1$	$b_2 b_1$	00	01	11	10
00		1	0	0	1
01		0	0	0	X
11		X	X	X	X
10		1	0	X	X

$$e = b_2 b_1' + b_1' b_2'$$

For f

$b_2 b_1$	$b_2 b_1$	00	01	11	10
00		1	0	0	1
01		X	X	0	X
11		X	X	X	X
10		1	1	X	X

$$f = b_3 + b_2 b_1' + b_2 b_1 + b_1' b_2'$$

For g


$b_2 b_1$	$b_2 b_1$	00	01	11	10
00		0	0	1	1
01		1	1	0	1
11		X	X	X	X
10		1	1	X	X

$$g = b_3 + b_2 b_1' + b_2 b_1 + b_1 b_2'$$

# Half Adder

Combinational circuit  $\rightarrow$  output is only dependent on present input.

Sequential circuit  $\rightarrow$  output depends on the present input as well as previous outputs.



$\rightarrow$  Used to add single bit numbers.  
 $\rightarrow$  it does not take carry from previous sum.

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

for sum

A	B	S
0	0	0
1	1	0


$$A'B + AB' = A \oplus B$$

exclusive OR  $\rightarrow$  odd 1 detector

Carry


A	B	C
0	0	0
1	1	1

$$A \cdot B = \text{Carry}$$



Full Adder

A	B	C <sub>i</sub>	S	C <sub>o</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



KMAP       $2^3 = 8$  cells

Sum →

A	BC	00	01	11	10
0	0	1	0	0	1
1	1	0	1	0	0

Check board configurations

$$S = ABC' + A'B'C + ABC + A'BC'$$

$$S = A \oplus B \oplus C$$

Carry

A	BC	00	01	11	10
0	0	0	0	1	0
1	0	0	1	1	1

$$C_o = BC + AB + AC$$

$$C_o = AB + C(A+B)$$




Method 2nd way



$$C_2 = AB + AB'C + A'BC$$

$$C_0 = AB + C(A\bar{B} + A'B)$$

$$C_0 = AB + C(A\oplus B)$$



Full Adder Using Half Adder



$$A \oplus B \rightarrow S$$


$$A \cdot B \rightarrow C$$

$$S \oplus C \rightarrow C$$

$$S \cdot C \rightarrow C$$

$$C = A \oplus B + A \cdot B$$

$$C = A \oplus B + C(A \oplus B)$$



$$A \cdot B + C(A \oplus B) = A \cdot B + C(AB' + A'B)$$

$$= A \cdot B + AB'C + A'BC$$

$$= A(B + B'C) + A'BC$$

$$A + AB' = A + B$$

$$= A(B + C) + A'BC$$

$$= AB + AC + A'BC$$


$$= AB + (A + A'B)C$$


$$= AB + (A + B)C$$

$$= AB + AC + BC$$


— Q.E.D.

4 Bit Parallel Adder Using Full Adders





74HC283  $\rightarrow$  IC for 4 bit full adder.




For 8 bit number using two 4 bit full adders.

$$A = A_7 A_6 \dots A_0$$

$$B = B_7 B_6 \dots B_0$$


$$S = \underline{C_7 S_7 S_6 \dots S_0}$$



# Half Subtractor:

single bit numbers.

$$\begin{array}{r} 10 \\ -01 \\ \hline 01 \end{array}$$



A	B	D	B <sub>0</sub>
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Difference


A	B	D	B <sub>0</sub>
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$A'B + AB' = A \oplus B$$


Sum

A	B	D	B <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	1	0
1	1	0	0

$$B_{sum} = A'B$$



# Full Subtractor



A	B	C	D	B <sub>0</sub>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

(→ borrow from next stage)

$$1 - 1 = 0$$

$$0 - 1 =$$

Difference	A \ BC			
	00	01	11	10
0	0	1	0	1
1	1	0	1	0


Check borrow configuration

$$D = A \oplus B \oplus C$$

Borrow

A	BC			
	00	01	11	10
0	0	1	1	1
1	0	0	1	0

$$B_0 = BC + A'C + A'B$$




# Half Adder Using NAND gate only

$$S = A \oplus B$$

$$C_o = A \cdot B$$

$$[A \cdot (A \cdot B)]' = A' + A \cdot B$$




$$[(A' + A \cdot B)(B' + A \cdot B)]'$$

$(A' \cdot B' + AB)$   
 DeMorgan's law  $(A \oplus B)'$  NOR  
 $A \oplus B$  XOR

# Half using NOR gate

$$S = A \oplus B$$

$$C_o = A \cdot B$$




$$S = A \oplus B = A'B + AB'$$

$$= \overline{(A'B' + AB)}$$


Full Adder Using NAND gates

$$S = A \oplus B \oplus C$$


$$C = A \cdot B + C(A \oplus B)$$



In  $A \oplus B \oplus C$ .




## Half Subtractor Using NAND gate only



$D = A \ominus B$        $B' = A/B$

## Half Subtractor Using NOR gate only




$$[A + (A+B)']' = [A + AB]' = (A+B)' = A/B$$



# Full Subtractor Using NAND gates Only

A → minuend      B → subtrahend  
C →



$$\begin{aligned} \overline{A \cdot B} \cdot B &= \overline{AB} + \overline{B} \\ &= AB + B' \\ &= A + B' \end{aligned}$$

$$\begin{aligned} \overline{(A \oplus B) \cdot C} \cdot C &= \overline{(A \oplus B) \cdot C} + \overline{C} \\ &= (A \oplus B) \cdot C + \overline{C} \\ &= (A \oplus B) \cdot C + C' \\ &= (A \oplus B) + C \end{aligned}$$

$$\begin{aligned} Z &= \overline{(A + B') \cdot (A \oplus B + C)} \\ Z &= (A + B')' + (A \oplus B + C)' \\ &= A' \cdot B + \overline{A \oplus B} \cdot C \\ &= A'B + A \oplus B \cdot C \\ &= A'B + (AB + A'B') \cdot C \\ &= A'B + ABC + A'B'C \rightarrow \text{Borrow} \end{aligned}$$

XOR = XNR

speed  $\rightarrow$  superior

# Carry Look Ahead Adder

The time taken by logic gates to process input and give output is called propagation delay.

Propagation delay of sum and carry is different

We are more concerned about the propagation delay of carry

In CLA, we predict the carry before it is calculated.

A	B	$\oplus$	$C_{in}$	$C_o$
0	0		0	0
0	1		1	0
1	0		1	0
1	1		0	1

$A \oplus B$  (XOR)  
 $C_{in}$  (input)  
 $A \cdot B$  (AND)


$$C_o = A \cdot B + (A \oplus B) \cdot C_{in}$$

Carry generator  
 $\rightarrow G$

Carry propagator  
 $\rightarrow P$

$$C_o = G + PC_{in}$$

$\rightarrow$  depends on  $C_{in}$



$$C_i = G_i + P_i C_{i-1}$$

$$C_i = G_i + P_i C_{i-1}$$

$$i=0 \Rightarrow C_0 = G_0 + P_0 C_{-1} \rightarrow \textcircled{1}$$

$$i=1 \Rightarrow C_1 = G_1 + P_1 C_0 \rightarrow \textcircled{2}$$

$$\textcircled{1} \text{ and } \textcircled{2} \Rightarrow C_1 = G_1 + P_1 (G_0 + P_0 C_{-1})$$

$$C_1 = G_1 + P_1 G_0 + P_1 P_0 C_{-1}$$

$$i=2 \Rightarrow C_2 = G_2 + P_2 C_1$$


$$C_2 = G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_{-1})$$

$$C_2 = G_2 + P_2 G_1 + P_1 P_2 G_0 + P_0 P_1 P_2 C_{-1}$$

$$i=3 \Rightarrow C_3 = G_3 + P_3 C_2$$

$$C_3 = G_3 + P_3 (G_2 + P_2 G_1 + P_1 P_2 G_0 + P_0 P_1 P_2 C_{-1})$$


$$C_3 = G_3 + P_3 G_2 + P_2 P_3 G_1 + P_1 P_2 P_3 G_0 + P_0 P_1 P_2 P_3 C_{-1}$$



## Introduction to Multiplexer (MUX)

It is a combinational circuit that selects binary information from one of many input lines and directs it to output line.


It is simply a data selector.



Select line / selective variables  
 $S_1 \rightarrow$  MSB       $S_0 \rightarrow$  LSB

$S_1$	$S_0$	Output
0	0	$I_0$ will be selected
0	1	$I_1$ will be selected
1	0	$I_0$ will be selected
1	1	$I_1$ will be selected


n. of input & outputs 1.



$n \rightarrow$  number of inputs  $m \rightarrow$  no. of select lines

$$n = 2^m \quad \text{OR} \quad m = \log_2 n$$


2:1 MUX:




$E$   
(enable)

$$Y = E \cdot S' \cdot I_0 + E \cdot S \cdot I_1$$

$$Y = E (S' \cdot I_0 + S \cdot I_1)$$




# 4x1 Multiplexer



$n = 4$   
 $m = \log_2 n$   
 $m = \log_2 4 = \log_2 2^2$   
 $2 \log_2 2 = 2$


$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

$Y = S_1' S_0' I_0 + S_1' S_0 I_1 + S_1 S_0' I_2 + S_1 S_0 I_3$



If you want to have enable


# 8x1 Multiplexer



$S_2$	$S_1$	$S_0$	$Y$
0	0	0	$I_0$
0	0	1	$I_1$
0	1	0	$I_2$
0	1	1	$I_3$
1	0	0	$I_4$
1	0	1	$I_5$
1	1	0	$I_6$
1	1	1	$I_7$

$$Y = S_2' S_1' S_0' I_0 + S_2' S_1' S_0 I_1 + S_2' S_1 S_0' I_2$$

$$+ S_2' S_1 S_0 I_3 + S_2 S_1' S_0' I_4 + S_2 S_1' S_0 I_5 + S_2 S_1 S_0' I_6 + S_2 S_1 S_0 I_7$$




# Implementation of Boolean Function using multiplexer

eg Implement  $F(A, B, C, D) = \sum m(1, 4, 5, 7, 9, 12, 13)$

Using 4x1 mux. (i) No of variables 16 cell kmap


(ii) Available MUX  
(iii) select selective variables

$S_1 S_0$	$CD$	$C'D$	$C'D$	$CD$	$CD$
$AB$	00	01	11	10	
$A'B'$		1	1		$C'D = I_0$
$A'B$	1	1	1		$C'+D = I_1$
$AB$	1	1			$C = I_2$
$AB'$		1			$C'D = I_3$



$S_1$	$S_0$	$Y$
0	0	$I_0 = C'D$
0	1	$I_1 = C'+D$
1	0	$I_2 = C$
1	1	$I_3 = C'$


let  $S_0 = B$   
 $S_1 = A$






# 1 Bit Full Adder Using Multiplexer

A	B	C <sub>m</sub>	S	C <sub>o</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




1C MAP for S<sub>1</sub>




only for c  
 $S_0 = B$   
 $S_1 = A$   
 or select for  
 $I_0 = C_i$   
 $I_1 = C_i'$   
 $I_2 = C_i'$   
 $I_3 = C_i$

KMAP for carry




A	B	S
0	0	$I_0 = 0$
0	1	$I_1 = C_i$
1	0	$I_2 = C_i$
1	1	$I_3 = 1$

$C + C' = 1$



# Logical Expression from MUX:

Ex 1




$$Y_1 = A'B'.C + A'B.C + AB'(1) + AB(0)$$

$$Y = A'C(B'+B) + AB'$$

$$B'+B = 1 \quad \boxed{Y = A'C + AB'}$$

Ex 2



$$Y = A'B'C' + A'BC' + AB'C + ABC$$

$$Y = A'C'(B+B') + AC(1+0)$$


$$Y = A'C' + AC$$

$$\boxed{Y = A \oplus C}$$

A	B	Y
0	0	$I_0 = C'$
0	1	$I_1 = C'$
1	0	$I_2 = C$
1	1	$I_3 = C$

# Introduction to Demultiplexer: (DEMUX)

- One input and many output.
- Reverse operation of Multiplexer.
- Like to many circuit or data distributor.




enable  $\rightarrow 0 \rightarrow 0$   
 $\rightarrow 1 \rightarrow 1$

$n \rightarrow$  output lines  $\rightarrow$  select lines.

$$n = 2^m$$

$$m = \log_2 n$$


## 1 x 2 Demux




E	S <sub>0</sub>	Y <sub>0</sub>	Y <sub>1</sub>
0	0	0	0
0	1	0	0
1	0	I	0
1	1	0	I

$$Y_0 = ES_0' I$$

$$Y_1 = ES_0 I$$



# 1:4 Demux




E	S <sub>1</sub>	S <sub>0</sub>	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
0	X	X	0	0	0	0
1	0	0	I	0	0	0
1	0	1	0	I	0	0
1	1	0	0	0	I	0
1	1	1	0	0	0	I

$$Y_0 = E S_1' S_0' I$$

$$Y_1 = E S_1' S_0 I$$

$$Y_2 = E S_1 S_0' I$$

$$Y_3 = E S_1 S_0 I$$



# Full Subtractor Using 1:8 Demux


	A	B	$B_i$	D	$B_o$
$M_0$	0	0	0	0	0
$M_1$	0	0	1	1	1
$M_2$	0	1	0	1	1
$M_3$	0	1	1	0	1
$M_4$	1	0	0	1	0
$M_5$	1	0	1	0	0
$M_6$	1	1	0	0	0
$M_7$	1	1	1	1	1

$$D = (A, B, B_i) = \sum m(1, 2, 4, 7)$$

$$B_o = (A, B, B_i) = \sum m(1, 2, 3, 7)$$


A	B	$B_i$	$Y_0$	$Y_1$	$Y_2$	$Y_3$	$Y_4$	$Y_5$	$Y_6$	$Y_7$
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	0	1	0
1	1	0	0	0	0	0	0	0	0	1
1	1	1	0	0	0	0	0	0	0	1

Full Subtractor



# Demultiplexer As Decoder

2:4 decoder from 1:4 DeMux



For decoder  $S_1 S_0 = 10$   
 $Y_2 = 1$

$I_0 = 1, I_1 = 0$   
 $Y_0 = 1$

$I_1$	$I_0$	$Y_0$	$Y_1$	$Y_2$	$Y_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

When I is fixed to 5V source,  $I_1$  demux operates as decoder

For 3:8 Decoder

$$S_0 = I_0$$

$$S_1 = I_1$$

$$S_2 = I_2$$

$$I = 1$$

selectors  $\rightarrow$  no. of outputs, selector variables

connect I to logic 1.


$$S_0 = I_0$$

$$S_1 = I_1$$

## 2. Bit Comparator

→ A digital comparator is a combinational circuit designed to compare two n-bit binary words.

→ Comparator has three outputs



$$A = A_1 A_0$$

$$B = B_1 B_0$$

$A_1$	$A_0$	$B_1$	$B_0$	$A < B$	$A = B$	$A > B$
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

for  $A < B$

A <sub>1</sub> A <sub>0</sub> \ B <sub>1</sub> B <sub>0</sub>	00	01	11	10
00		1	1	1
01			1	
11				
10				

$A < B =$

$$A_1' A_0' B_0 + A_1' B_1 + A_0' B_1 B_0$$

for  $A = B$

A <sub>1</sub> A <sub>0</sub> \ B <sub>1</sub> B <sub>0</sub>	01	11	10
00	1		
01		1	
11			1
10			

$A = B$

$$(A_1 \odot B_1)(A_0 \odot B_0)$$

for  $A > B$

A <sub>1</sub> A <sub>0</sub> \ B <sub>1</sub> B <sub>0</sub>	00	01	11	10
00				
01	1			
11	1	1		
10	1	1		1

$A > B =$


$$A_0 B_1' B_0' + A_1 A_0 B_0' + A_1 B_1'$$

## Introduction to Encoders and Decoders

→ Combinational units


→ n inputs → m outputs

→ Function of decoder is opposite of encoder





MSI  $\rightarrow$  Median scale MSI  $\rightarrow$  2 bits



encoder is used to minimize the no. of data lines.

4 mpts  $\rightarrow$  2 bits

$$n = 2^m$$


encoders

$$m = 2^n$$

decoders

implementation of boolean functions

eg




eg. 15 = 101

only one mpt is high here.

## Priority Encoder

as we  $\rightarrow$  least priority  
 $\rightarrow$  highest priority



$I_3$	$I_2$	$I_1$	$I_0$	$Y_1$	$Y_0$
0	0	0	0	X	X
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1

$I_3 I_2$	$I_1 I_0$	00	01	11	10
00	X	0	0	0	0
01	1	1	1	1	1
11	1	1	1	1	1
10	1	1	1	1	1


$$Y_1 = I_2 + I_3$$

$I_3 I_2$	$I_1 I_0$	00	01	11	10
00	X	0	0	1	1
01	0	0	0	0	0
11	X	X	X	X	X
10	1	1	1	1	1

$$Y_0 = I_3 + I_1 I_2'$$

### Decimal to BCD Encoder

Input	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1



$$D = 8 + 9$$

$$C = 4 + 5 + 6 + 7$$

$$B = 2 + 3 + 6 + 7$$


$$A = 1 + 3 + 5 + 7 + 9$$



## Octal to Binary Encoder

8 input lines  $\rightarrow$  3 output lines.

Input	$B_2$	$B_1$	$B_0$
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1




$$B_2 = 4 + 5 + 6 + 7$$

$$B_1 = 2 + 3 + 6 + 7$$

$$B_0 = 1 + 3 + 5 + 7$$

# Hexadecimal to Binary Encoder

HEX	$B_3$	$B_2$	$B_1$	$B_0$
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
A	1	0	1	0
B	1	0	1	1
C	1	1	0	0
D	1	1	0	1
E	1	1	1	0
F	1	1	1	1



$N = 16 \rightarrow \text{inputs}$

$16 = 2^m$

$(2)^n = (2)^m$

$\Rightarrow m = n \rightarrow \text{outputs}$

$B_0 = 1 + 3 + 5 + 7 + 9 + B + D + F$


$B_1 = 2 + 3 + 6 + 7 + A + B + E + F$

$B_2 = 4 + 5 + 6 + 7 + C + D + E + F$

$B_3 = 8 + 9 + A + B + C + D + E + F$

# Full Adder Implementation Using Decoder

A	B	C <sub>M</sub>	S	C <sub>o</sub>
0	0	0	0	0 m <sub>0</sub>
0	0	1	1	0 m <sub>1</sub>
0	1	0	1	0 m <sub>2</sub>
0	1	1	0	1 m <sub>3</sub>
1	0	0	1	0 m <sub>4</sub>
1	0	1	0	1 m <sub>5</sub>
1	1	0	0	1 m <sub>6</sub>
1	1	1	1	1 m <sub>7</sub>



Advantage:

Simple IC  
cost

$$S = \sum (m_1, m_2, m_4, m_7)$$

$$C = \sum (m_3, m_5, m_6, m_7)$$

## Output Addition

here  $\rightarrow 8$

$$\begin{array}{r} A_1 \ A_0 \\ + B_1 \ B_0 \\ \hline C_0 \end{array}$$

eg

$$\begin{array}{r} 5 \\ + 4 \\ \hline 9 \end{array}$$

$\rightarrow > 7$

$$C_0 = 1 \times 8 + 1$$

$$S = 1$$

$$C = 1$$

if  $C_0 \leq 7$

$$S_{in} = C_0$$

$$C_{out} = 0$$

if  $C_0 > 7$

$$C_0 = C \times 8 + S$$

carry size  $\downarrow$   $S_{in}$

Carry always 1.

$$\begin{array}{r} 7 \\ +7 \\ \hline 14 \end{array}$$

$$C_0 = 1 \times 8 + 6$$

$$C = 1 \quad S = 6$$

$$\begin{array}{r} \underline{E_0} \quad 2^0 \quad 4^0 \quad 3 \\ 2 \quad 1 \quad 2 \\ \hline 4 \quad 5 \quad 5 \quad \text{Ans} \end{array}$$

$$\begin{array}{r} \underline{E_1} \quad 1^1 \quad 5^1 \quad 6^1 \quad 7 \\ 2 \quad 4 \quad 3 \\ \hline 10 \quad 3 \quad 2 \end{array}$$

$$10 \rightarrow 7$$

$$4 \times 8 + 2$$

$$11 > 7$$

$$1 \times 8 + 3$$

$$877$$

$$1 \times 8 + 0$$

$$S = \underline{1032} \quad \text{Ans}$$

Octal subtraction

$$\begin{array}{r} \overset{8+8}{3} \quad \overset{8+3}{11} \\ 743 \\ - 564 \\ \hline 157 \end{array}$$

$$\begin{array}{r} \overset{8+1}{9} \quad \overset{8+4}{12} \\ 624 \\ - 265 \\ \hline 337 \quad \text{Ans} \end{array}$$

Octal multiplication

$$\begin{array}{r} 0^1 \quad 7 \quad 2 \\ \times 1 \quad 2 \\ \hline 0^1 \quad 1 \quad 6 \quad 4 \\ 7 \quad 2 \quad \times \\ \hline 1 \quad 1 \quad 0 \quad 4 \end{array}$$

$$14 > 7$$

$$1 \times 8 + 6$$

$$877$$

$$1 \times 8 + 0$$

$$\begin{array}{r}
 0 \\
 13 \text{ } 5 \text{ } 7 \\
 \times \quad 2 \text{ } 3 \\
 \hline
 1315 \\
 736X \\
 \hline
 10675
 \end{array}$$

$$\begin{aligned}
 21 > 7 \\
 2 \times 8 + 5 \\
 17 = 2 \times 8 + 1 \\
 14 > 7 = 1 \times 8 + 6 \\
 11 > 7 = 1 \times 8 + 3 \\
 8 > 7 = 1 \times 8 + 0
 \end{aligned}$$

### Hexadecimal addition

$$\begin{array}{r}
 \text{16} \\
 \text{1} \quad \text{E} \quad \text{L} \quad \text{10} \\
 5 \quad 6 \quad 8 \quad 9 \\
 + 4 \quad 5 \quad 7 \quad 4 \\
 \hline
 9 \quad B \quad F \quad D
 \end{array}$$

base (r)  $\rightarrow 16$   
 $0 \rightarrow 16-1$   
 $-0 - F$

$$\begin{array}{r}
 0 \quad A \quad D \quad D \\
 + D \quad A \quad D \\
 \hline
 1 \quad 8 \quad 8 \quad A
 \end{array}$$

$$\begin{aligned}
 26 &= 1 \times 16 + 10 \\
 26 &= 1 \times 16 + 10 \\
 24 &= 1 \times 16 + 8
 \end{aligned}$$

### Hexadecimal subtraction

$$\begin{array}{r}
 9 \quad 6 \quad 5 \quad 4 \\
 - 5 \quad 3 \quad 2 \quad 1 \\
 \hline
 4 \quad 3 \quad 3 \quad 3
 \end{array}$$

$$\begin{array}{r}
 9 \quad 8 \quad 7 \quad 6 \quad 4 \quad 3 \quad B \\
 - 5 \quad 8 \quad 7 \quad C \\
 \hline
 3 \quad E \quad 0 \quad F
 \end{array}$$

*(Red arrows indicate borrowing of 16 from the next higher digit)*

1 borrow

$$\begin{aligned}
 3 \times 16^1 &+ B \times 16^0 \\
 (1 \times 16^1 &+ 16 \times 16^0) + \\
 16 + B &= 2 \times 16^0
 \end{aligned}$$

# Hexadecimal multiplication

$$\begin{array}{r}
 094 \\
 \times 12 \\
 \hline
 128 \\
 94x \\
 \hline
 A68
 \end{array}$$

$$18 = 1 \times 16 + 2$$

$$\begin{array}{r}
 A \quad B \quad C \\
 \times \quad 2 \quad 3 \\
 \hline
 2034 \\
 1578 \\
 \hline
 177B
 \end{array}$$

$$36 = 1 \times 16 + 20 > 16$$

$$36 = 2 \times 16 + 4$$

$$35 = 2 \times 16 + 3$$

$$32 = 2 \times 16 + 0$$

$$24 = 1 \times 16 + 8$$

$$23 = 1 \times 16 + 7$$

$$21 = 1 \times 16 + 5$$

# Hexadecimal Division

$$\begin{array}{r}
 577 \\
 2 \overline{) AEF} \\
 \underline{A} \downarrow \\
 0E \\
 \underline{E} \downarrow \\
 0F \\
 \underline{E} \\
 1
 \end{array}$$

$$\begin{array}{l}
 q = 577 \\
 r = 1
 \end{array}$$

$$2 \times 1 = 2$$

$$2 \times 2 = 4$$

$$2 \times 3 = 6$$

$$2 \times 4 = 8$$

$$2 \times 5 = A$$

$$2 \times 6 = C$$

$$2 \times 7 = 14$$

$$2 \times 8 = 10$$


$$2 \times 9 = 12$$

$$2 \times A = 14$$



# Introduction to Sequential Circuits:

"In sequential circuits, the <sup>combinational</sup> present output depends upon the present input as well as the past output/outputs!"



let say a counter counting from 0 to 3

$$0 + 1$$

$$\textcircled{1} + 1$$

$$\textcircled{2} + 1$$


$$\textcircled{3} + 1$$



if it does not know the previous output so how will it add 1 to it. therefore we need to store the previous output  $\rightarrow$  memory.

Memory is nothing but a <sup>cascaded</sup> flipflop.

eg for 1 bit we use NOT gates




so the 1 is stored.

# SR Latch

The basic storage element is called LATCH. As the name suggests it latches "0" or "1".

SR Latch  $\begin{cases} \rightarrow \text{NOR} \\ \rightarrow \text{NAND} \end{cases}$

R  $\rightarrow$  Reset  $\downarrow$   $Q=0$       S  $\rightarrow$  Set  $\downarrow$   $Q=1$



Truth table of NOR.

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Case I

$$S=0, R=1$$

$$Q=0, Q'=1$$

Remove inputs;

$$S=0, R=0$$

$$Q=0, Q'=1 \rightarrow \text{Memory}$$

Case II

$$S=1, R=0$$

$$Q=1, Q'=0$$

Remove the inputs; ie  $Q=0$  and  $S=0$

$$Q=1, Q'=0 \rightarrow \text{Memory}$$

Case III

$S = 1$        $R = 1$   
 $Q = 0$        $Q' = 0$

Remaining inputs

$S = 0$        $R = 0$   
 $Q = 0$        $Q' = 1$

→ If start with Q

If start with Q'

$Q = 1$        $Q' = 0$


Truth table for SR latch

Inputs		Outputs	
S	R	Q	Q'
0	0	0	1
0	1	1	0
1	0	0	1
1	1	1	0

previous output

Memory

NOT used → Invalid



S	R	Q	Q'
0	0	0	1
0	1	1	0
1	0	0	1
1	1	1	0

→ NOT used

Memory


seq or → my process → input & output  
 to another → control

What is a Clock

Control over process → sequence of circuit  
 Decides time of the input.

We can decide speed of circuit through  
 clock by changing clock frequency.


Clock is a signal that goes from low  
 to high, then high to low and repeat.



Duty cycle of 50%.

Time of high = Time of low.

Circuit → faster ⇒ increase frequency  
 decrease time period



SR ff will work  
 only when the clock  
 is high.

Similarly you can design a state ff  
 which works on the leading edge of circuit

Duty cycle


Ratio of time for which the  
 signal is high to the total time.

s/c is not set off to change regularly.

$$\text{clock cycle} = \frac{\text{signal } 1}{\text{time}} \quad \frac{t/2}{t}$$

So 1/2 of this clock. =  $\frac{1}{2}$

### Triggering Methods:




clock pulse = control signal

Triggering  $\begin{cases} \rightarrow \text{Level} \\ \rightarrow \text{Edge} \end{cases}$

state  $\rightarrow$  memory  
dependency on pr ip and  
plus state  
memory

When clock is at high, changes will happen in circuit  $\rightarrow$  level triggering.

Edge  $\begin{cases} \rightarrow \text{Positive edge triggering} \\ \rightarrow \text{Negative " " " "} \end{cases}$




low to high  $\rightarrow$  there will be change in memory element  $\rightarrow$  positive edge triggering

when clock goes from high to low  $\rightarrow$  there will be transition in memory element  $\rightarrow$  negative edge triggering.

no control signal  $\rightarrow$  S and R as change internally  
 & accidentally.

## Difference B/w Latch And FlipFlop

We need to introduce a control signal in the SR latch in order to store Q and Q' until they are used.  
 $\rightarrow$  decide when to change S or R



This circuit can act both as a latch and a flipflop. Latch/ff depends on control i/p

If the control input is not a clock, it is just enable, it is level triggered  $\rightarrow$  It will act as a latch  $\rightarrow$  This circuit will be operational if enable is high.  
 SR latch with controlled ff.


If we have a clock as control input, it will act as a ff  $\rightarrow$  when there is edge triggering.

Latch is level sensitive.  
 FF is edge sensitive.

$$E_n = 1 \quad E_n = 0$$

$$S^R = \bar{S} \quad S^R = 1 \quad R^* = \bar{R}$$


# Introduction to SR flip flop



$S^*$	$R^*$	$Q$	$Q'$
0	0	Not used	
0	1	1	0
1	0	0	1
1	1	Memory	

$$S^* = (S \cdot CLK) = S' + CLK'$$

$$R^* = (R \cdot CLK) = R' + CLK'$$



→  $\Delta$  <sup>rise</sup> edge triggered clock

## Truth table

Inputs			Outputs	
CLK	S	R	Q	Q'
0	X	X	Memory	$A+1 = A$
1	0	0	Memory	
1	0	1	0	1
1	1	0	1	0
1	1	1	NOT used	

$CLK = 0 \Rightarrow CLK' = 1 \Rightarrow S^* = S' + 1 = 1$   
 $CLK = 0 \Rightarrow CLK' = 1 \Rightarrow R^* = R' + 1 = 1$

When  $\boxed{\begin{matrix} \text{CLK} = 1 \\ S^* = S' \end{matrix}} \quad R^* = R'$

$\text{CLK} = 1 \quad S = 0 \quad R = 0 \Rightarrow S^* = 1 \quad R^* = 1$   
 $\rightarrow$  Memory

$\text{CLK} = 1 \quad S = 0 \quad R = 1$   
 $S^* = 1 \quad R^* = 0$

$\text{CLK} = 1 \quad S = 1 \quad R = 0$   
 $S^* = 0 \quad R^* = 1$

$\text{CLK} = 1 \quad S = 1 \quad R = 1$   
 $S^* = 0 \quad R^* = 0$

~~Character~~

Truth table for SR ff

CLK	S	R	$Q_{n+1}$
0	X	X	$Q_n$ [Memory]
1	0	0	$Q_n$
1	0	1	0
1	1	0	1
1	1	1	Invalid

$Q_{n+1} \rightarrow$  Next state  $Q_n \rightarrow$  Present state

In characteristic table  $Q_{n+1} = ?$

Next state is dependent upon your input (S and R) and also the previous state ( $Q_n$ ).



## Characteristic Table for SR FF:

clk = 1

Q <sub>n</sub>	Inputs		Q <sub>n+1</sub>
	S	R	
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

## Excitation table for SR FF

Inputs → Q<sub>n</sub>, Q<sub>n+1</sub>      Outputs → S, R

Q <sub>n</sub>	Q <sub>n+1</sub>	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Finding Q<sub>n+1</sub> from characteristic table;



Q <sub>n</sub> \ SR	00	01	11	10
0	0	0	X	1
1	1	0	X	1

$$Q_{n+1} = S + Q_n R'$$

# Introduction to D Flipflop

SR

CLK	S	R	Q <sub>n+1</sub>
0	X	X	Q <sub>n</sub>
1	0	0	Q <sub>n</sub>
1	0	1	0
1	1	0	1
1	1	1	Invalid



## Characteristic table

Q <sub>n</sub>	D	Q <sub>n+1</sub>
0	0	0
0	1	1
1	0	0
1	1	1


$Q_{n+1} = D$

## Excitation table

Q <sub>n</sub>	Q <sub>n+1</sub>	D
0	0	0
0	1	1
1	0	0
1	1	1

$Q_{n+1} = D$

# Introduction to JK flipflop



CLK = 0 Memory

CLK = 1 J = 0 K = 0 Q = 1 Q' = 0  
 CLK = 1 J = 0 K = 1 Q = 0 Q' = 1

CLK = 1 J = 1 K = 1

Assume Q = 0 Q' = 1

output Q = 0, 1, 0, 1, 0, 1  
 Q' = 1, 0, 1, 0, 1, 0

$$Q_{n+1} = Q'$$

## Truth table

CLK	J	K	$Q_{n+1}$
0	X	X	$Q_n$
1	0	0	$Q_n$
1	0	1	0
1	1	0	1
1	1	1	$Q_n'$

# Characteristic table of JK

$Q_n$	J	K	$Q_{n+1}$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

## Excitation Table

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

For J

$Q_{n+1}$	0	1
0	0	1
1	X	X

For K

$Q_{n+1}$	0	1
0	X	X
1	1	0

$$J = Q_{n+1}$$

$$K = Q_n$$


$Q_{n+1}$  from characteristic table.

$Q_n$	JK	00	01	11	10
0		0	0	1	1
1		1	0	0	1

~~$$Q_{n+1} = JQ_n + KQ_n'$$~~


$$Q_{n+1} = Q_n'J + Q_nK$$

# Race Around Condition:



Continuously changing in output  $0 \rightarrow 1 \rightarrow 0 \rightarrow 1$  is called race around condition.

Race Around uncontrolled change  
Toggling controlled.



$$\frac{T}{2} > \text{delay}$$



If  $\text{input} \rightarrow \text{data}$  will set  $Q$  and  $Q'$  will be generated.

Conditions to overcome Racing:

- i)  $T/2 < \text{Propagation delay of ff. delay}$
- ii) Edge triggering
- iii) Master slave

# Master slave JK Flipflop


Master slave operation is same as negative edge triggering.



CLK	J	K	Q <sub>next</sub>
1	1	1	Q <sub>n</sub> ' → toggling

# Introduction to T flip flop

toggle



## Characteristic table

$Q_n$	T	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

$Q_n$	T	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

$$Q_{n+1} = Q_n \oplus T$$

## Excitation table

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

# Flip Flop Conversion

## Steps

1. Identify available and required flip flop.
2. Make characteristic table for required ff.
3. Make excitation table for available ff.
4. Write boolean expression for available ff.
5. Draw the circuit.

## ① J-K to D ff conversion

Available = JK      Required = D

$Q_n$	D	$Q_{n+1}$	$Q_n$	$Q_{n+1}$	J	K
0	0	0	0	0	0	X
0	1	1	0	1	1	X
1	0	0	1	0	X	1
1	1	1	1	1	X	0

Characteristic of D

Excitation of JK



$Q_n$	$D$	$Q_{n+1}$	J	K
0	0	0	0	X
0	1	1	1	X
1	0	0	X	1
1	1	1	X	0

$$A'B + AB'$$

$Q_n$	D	$Q_{n+1}$
0	0	1
1	X	X

$Q_n$	D	$Q_{n+1}$
0	X	X
1	1	0

$$J = D$$

$$K = D'$$



② T ff to D ff

Available = T  
Excitation

Required = D  
Characteristic


$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

$Q_n$	D	$Q_{n+1}$
0	0	0
0	1	1
1	0	0
1	1	1

$Q_n$	D	$Q_{n+1}$	T
0	0	0	0
0	1	1	1
1	0	0	1
1	1	1	0

$Q_n \backslash D$	0	1
0	0	1
1	1	0

$$T = Q_n \oplus D$$



### ③ SR to JK FF conversion

Available = SR  
↓  
Excitation

Required = JK  
↓  
characteristic

$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

$Q_n$	J	K	$Q_{n+1}$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Match  $Q_n$  and  $Q_{n+1}$  from excitation table with  $Q_n$  and  $Q_{n+1}$  from characteristic table


$Q_n$	J	K	$Q_{n+1}$	S	R
0	0	0	0	0	0
0	0	1	0	0	X
0	1	0	1	0	X
0	1	1	1	0	X
1	0	0	1	X	0
1	0	1	0	X	0
1	1	0	1	0	0
1	1	1	0	X	0

$Q_n$	JK	00	01	11	10
0		0	0	1	1
1		X	0	0	X

$$S = Q_n' J$$

$Q_n$	JK	00	01	11	10
0		X	X	0	0
1		0	1	1	0

$$R = Q_n K$$



④ SR to T ff.

Required  $\rightarrow$  T

Available  $\rightarrow$  SR

$Q_n$	T	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

characteristic

$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Excitation


$Q_n$	T	$Q_{n+1}$	S	R
0	0	0	0	X
0	1	1	1	0
1	0	1	X	0
1	1	0	0	1

$Q_n$	T	0	1
0	0	0	1
1	X	0	0

$$S = Q_n' T$$

$Q_n$	T	0	1
0	X	0	0
1	0	1	0

$$R = Q_n T'$$



⑤ JK ff to SR ff

Available = JK  
 ↓ Excitation

Required = SR  
 ↓ Characteristic

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

$Q_n$	S	R	$Q_{n+1}$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X


$Q_n$	S	R	$Q_{n+1}$	J	K
0	0	0	0	0	X
0	0	1	0	0	X
0	1	0	1	1	X
0	1	1	X	X	X
1	0	0	1	X	0
1	0	1	0	X	1
1	1	0	1	X	0
1	1	1	X	X	X

$Q_n$	SR		00	01	11	10
0	0	0	0	0	X	1
1	X	0	X	X	X	X

$J = S$

$Q_n$	SR		00	01	11	10
0	X	0	X	X	X	X
1	0	1	X	X	X	0

$K = R$



⑥ T ff to SR ff

↓ Available = T  
Excitation

Required = SR ↓ char



$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

$Q_n$	S	R	$Q_{n+1}$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

$Q_n$	S	R	$Q_{n+1}$	T
0	0	0	0	0
0	0	1	0	0
0	1	0	1	X
0	1	1	X	0
1	0	0	1	0
1	0	1	0	0
1	1	0	1	0
1	1	1	X	X

$Q_n \backslash SR$	00	01	11	10
00	0	0	X	1
01	0	1	X	0

$T = Q_n' S + Q_n R$



⑦ D ff to SR

Available = D  
↓  
Excitation

Required = SR  
↓  
Characteristic

Characteristic table of SR.

Combination table


$Q_n$	S	R	$Q_{n+1}$	D
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	X	X
1	0	0	1	1
1	0	1	0	0
1	1	0	1	1
1	1	1	X	X

Excitation of D.

$Q_n$	$Q_{n+1}$
0	0
0	1
1	0
1	1

$Q_n$ \ SR	00	01	11	10
0	0	0	X	1
1	1	0	X	1

$$D = S + Q_n \cdot R'$$




## Preset and clear inputs:

They are direct inputs or overriding inputs or asynchronous inputs.


overriding  $\rightarrow$  directly changes the output without the effect of any other input.

The synchronous inputs are S, R, J, K, T and D.



Preset = 0	$\Rightarrow$	$Q_n = 1$
Clear = 0	$\Rightarrow$	$Q_n = 0$

$\rightarrow$  whatever be the value of clock and synchronous inputs.



Bubble (0) has that it is active low signal  $\rightarrow$  whenever it is low the output will be generated.



Preset      clear

0      0

0      1

1      0

1      1

$Q_n$

Not used.

1

0

FF will perform normally  $\rightarrow$   
no effect on ff.  $\checkmark$

Difference B/w Synchronous and Asynchronous Sequential Circuits:

Synchronous

Asynchronous

1. Easy to design.

Difficult to design.

2. A clocked ff acts as memory element.

An unclocked ff or time delay element is used as memory element.

3. They are slower.

Faster due to absence of clock.

4. The status of the memory element is affected only at the active edge of clock, if input is changed.

The status of memory element will change any time as soon as input is changed.



FFs are used.

Latches are used.

# Introduction to Counters

Counter is a sequential circuit that counts.

FF as divide by 2



$$T_A = 2 T_C \Rightarrow \frac{1}{f_A} = \frac{2}{f_C} \Rightarrow f_C = 2 f_A$$

$$f_A = \frac{f_C}{2}$$

$$T_B = 2 T_A \Rightarrow \frac{1}{f_B} = \frac{2}{f_A} \Rightarrow f_B = \frac{f_A}{2} = \frac{f_C}{4}$$

output =  $Q_A, Q_B$ .

$Q_A \rightarrow$  LSB

$Q_B \rightarrow$  MSB.

If we have P no. of JF, where  $J=1$  and  $K=1$  and is Lve edge triggered:

In total we are going to divide the frequency by  $2^P$

as here  $P=2$   $2^2=4$

$$\Rightarrow \text{So } f_B = \frac{f_c}{4}$$

CLK	$Q_B$	$Q_A$
0	0	0
1	0	1
2	1	0
3	1	1


Counter counting from 0 to 3 (clock pulse).

### Types of Counters:

1. Asynchronous / Ripple counters.
2. Synchronous.



Asynchronous



Synchronous

## Asynchronous Counter

1. FFs are connected in such a way that output of the first ff drives the clock of the next ff.

2. Circuit is simple for more number of states.

3. Speed is slow as clock is propagated through no. of stages.

## Synchronous Counter

The clock is given simultaneously to all the flipflops.

Circuit becomes complicated as no. of states increases.

Speed is high as clock is given at the same time.


## Counters (As./s.)

Up counter  
0 → 1 → 2 → 3

Down counter  
3 → 2 → 1 → 0



UP/down counter

## 3 Bit Asynchronous Up Counter



3 bit means 000 to 111  
 $Q_A \rightarrow$  LSB  
 $Q_C \rightarrow$  MSB  
 0 to 7.

$J_A = K_A = 1 \rightarrow \text{toggle}$




CLK	$Q_C$	$Q_B$	$Q_A$	Decimal Eq.
Initially	0	0	0	0
1 <sup>st</sup> ↓	0	0	1	1
2 <sup>nd</sup> ↓	0	1	0	2
3 <sup>rd</sup> ↓	0	1	1	3
4 <sup>th</sup> ↓	1	0	0	4
5 <sup>th</sup> ↓	1	0	1	5
6 <sup>th</sup> ↓	1	1	0	6
7 <sup>th</sup> ↓	1	1	1	7
8 <sup>th</sup> ↓	0	0	0	0

8 states  
 $2^n = 2^3$   
 States

$n \rightarrow$  no. of  
 ffs


Maximum count =  $2^n - 1$

## 4 Bit Asynchronous Up Counter



$Q_A \rightarrow$  LSB       $Q_D \rightarrow$  MSB

CLK	$Q_D$	$Q_C$	$Q_B$	$Q_A$	D <sub>10</sub> E
Initially	0	0	0	0	0
1 <sup>st</sup> ↓	0	0	0	1	1
2 <sup>nd</sup> ↓	0	0	1	0	2
3 <sup>rd</sup> ↓	0	0	1	1	3
4 <sup>th</sup> ↓	0	1	0	0	4
5 <sup>th</sup> ↓	0	1	0	1	5
6 <sup>th</sup> ↓	0	1	1	0	6
7 <sup>th</sup> ↓	0	1	1	1	7
8 <sup>th</sup> ↓	1	0	0	0	8
9 <sup>th</sup> ↓	1	0	0	1	9
10 <sup>th</sup> ↓	1	0	1	0	10
11 <sup>th</sup> ↓	1	0	1	1	11
12 <sup>th</sup> ↓	1	1	0	0	12
13 <sup>th</sup> ↓	1	1	0	1	13
14 <sup>th</sup> ↓	1	1	1	0	14
15 <sup>th</sup> ↓	1	1	1	1	15
16 <sup>th</sup> ↓	0	0	0	0	0



koracademy.com

koracademy.com

koracademy.com

koracademy.com

koracademy.com


koracademy.com

# State Diagram of A Counter

let a 2 bit up counter;  
let the output of ffs is  $Q_B Q_A$ .

count from 00  $\rightarrow$  01  $\rightarrow$  10  $\rightarrow$  11  $\rightarrow$  00  
0  $\rightarrow$  1  $\rightarrow$  2  $\rightarrow$  3  $\rightarrow$  0  
Up  
Down

State of a counter is nothing but its counts i.e. 00, 01 etc.



## 3 Bit Asynchronous Down Counter



Two methods for down counting;

- 1) Take  $Q_A'$ ,  $Q_B'$  and  $Q_C'$  as output.  
 $Q_A' \rightarrow$  LSB  $Q_C' \rightarrow$  MSB


Provide  $Q_A$ ,  $Q_B$ ,  $Q_C$  --- as clock to the next ff.



② If you want  $Q_A, Q_B$  and  $Q_C$  to be outputs, then give  $Q_A', Q_B', Q_C'$  as clock to the next ff.




If you take  $Q_A$  as clock



CLK	$Q_C$	$Q_B$	$Q_A$	$Q_C'$	$Q_B'$	$Q_A'$	
Initially	0	0	0	1	1	1	(7)
1	0	0	1	1	1	0	(6)
2	0	1	0	1	0	1	(5)
3	0	1	1	1	0	0	(4)
4	1	0	0	0	1	1	(3)
5	1	0	1	0	1	0	(2)
6	1	1	0	0	0	1	(1)
7	1	1	1	0	0	0	(0)


If you use  $Q_A$  as output and the complement as clock



# 3 Bit Up Down Ripple Counter

A mode control input (M) is used to select either up or down mode.

A combinational circuit is required for each pair of flip flops.



M	Q	Q'	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

M=0 up counting  
Q is connected as clock.

M=1 down counting  
Q' is connected as clock.

0' → LSB

M → MSB

0	0	0	1	1	1	1	0
---	---	---	---	---	---	---	---

$$Y = m'Q + mQ'$$

### Modulus of the Counter and Counting To A Particular Value:

2 Bit ripple counter is called MOD-4 or modulus 4 counter.

3 Bit ripple counter is called MOD-8 or modulus 8 counter.

Let  $n \rightarrow$  number of bits.  
 $\Rightarrow$  MOD number =  $2 \cdot 2^n$   
 Also state =  $2^n$ .

$\Rightarrow$  Modulus of a counter represents the number of states of a counter (how many counts it is going to do).



Example  
 Design a MOD 6 counter using MOD 8 counter.

MOD 6  $\rightarrow$  state = 6  $\rightarrow$  Max count = 6-1 = 5  
 $\Rightarrow$  000  $\rightarrow$  001  $\rightarrow$  010  $\rightarrow$  100  $\rightarrow$  101

Mod 8 counter  $\rightarrow$   
~~000  $\rightarrow$  001  $\rightarrow$  010  $\rightarrow$  011  $\rightarrow$  100  $\rightarrow$  101  $\rightarrow$  110  $\rightarrow$  111~~

$\text{Preset} = 0 \Rightarrow \bar{Q} = 1 \rightarrow \text{Set}$   
 $\text{Clear} = 0 \Rightarrow Q = 0 \rightarrow \text{Reset}$

As we don't want 6 and 7, so as soon as 6 is arrived we have to reset the flipflop; Use a NAND gate (three input) and provide the output to all the clears.



After 6th pulse all zero.

## Important Points

① Negative Edge triggered ff:

$\bar{Q}$  is clock  $\rightarrow$  up counter.

$Q$  is clock  $\rightarrow$  down counter.

② Positive Edge triggered ff:

$Q$  is clock  $\rightarrow$  up counter.


$\bar{Q}$  is clock  $\rightarrow$  Down counter.



## Decade (BCD) Ripple Counter

No. of states = 10     0  $\rightarrow$  9

Max count = 9




4 bit counter starts at 0000 and ends at 1111  
 but we want to stop at 1001

CLK	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
Initially	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

→ Decade counter

As soon as 1010 (10) is arrived, reset the flipflops.



# \* How to design Synchronous Counter

Step 1 Decide the number of flipflops and the flipflop to be used.

Step 2 Excitation table of flipflop.

Step 3 State diagram and circuit excitation table

Step 4 obtain simplified equations using kmaps.

Step 5 Draw the logic diagram

Question Design two bit synchronous up counter.

JK ff  $\Rightarrow 2$ .


Excitation table	$Q_n$	$Q_{n+1}$	J	K
	0	0	0	X
	0	1	1	X
	1	0	X	1
	1	1	X	0

State diagram

$2^1 = 2^2 = 4$  states.

Max count =  $4 - 1 = 3$

$000 \rightarrow 001 \rightarrow 010 \rightarrow 11$





# Circuit Excitation Table

Excitation table

Present state		Next state		Excitation table			
$Q_1$	$Q_2$	$Q_1^*$	$Q_2^*$	$J_1$	$K_1$	$J_2$	$K_2$
0	0	0	1	0	X	1	X
0	1	1	0	1	X	X	1
1	0	1	1	X	0	1	X
1	1	0	0	X	X	X	1

$Q_1$	$Q_2$	0	1
0	0	0	1
1	0	X	X

$$J_1 = Q_2$$

$Q_1$	$Q_2$	0	1
0	0	X	X
1	0	0	1


$$K_1 = Q_2$$

$Q_1$	$Q_2$	0	1
0	0	1	X
1	0	1	X

$$J_2 = 1$$

$Q_1$	$Q_2$	0	1
0	0	X	1
1	0	X	1

$$K_2 = 1$$




# 3 Bit Synchronous Counter

Step 1 → 3 ffs T ff

Step 2 Excitation table for T ff

Qn	Qn+1	T
0	0	0
0	1	1
1	0	1
1	1	0

Step 3 → state diagram  $2^3 = 8$  states  
 Mod count = 8 - 1 = 7



Present States			Next States			Flip-flop Input		
Qc	Qb	Qa	Qc+	Qb+	Qa+	Tc	Tb	Ta
0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	1
0	1	0	0	0	1	0	1	0
0	1	1	1	0	0	1	0	0
1	0	0	1	0	0	0	0	0
1	0	1	1	1	0	0	0	0
1	1	0	1	1	1	0	1	0
1	1	1	0	0	0	1	1	0

$Q_2$	$Q_1$	$Q_0$	01	11	10
0	0	0	0	1	0
1	0	0	0	1	0


$T_C = Q_B Q_A$

$Q_2$	$Q_1$	$Q_0$	01	11	10
0	1	1	0	0	0
1	1	1	0	0	0

$T_B = Q_A$


$Q_2$	$Q_1$	$Q_0$	01	11	10
1	1	1	1	1	1
1	1	1	1	1	1

$T_A = 1$



$Q_C \rightarrow$  MSB       $Q_A \rightarrow$  LSB  
 $Q_C Q_B Q_A \rightarrow$  output of counter.

# 3 Bit Up down Synchronous Counter



$2^3 = 8$  states

Max out =  $8 - 1 = 7$

Control Input M	Present state			Next State			Input of FF		
	$Q_C$	$Q_B$	$Q_A$	$Q_C^+$	$Q_B^+$	$Q_A^+$	$T_C$	$T_B$	$T_A$
0	0	0	0	0	0	1	0	0	1
0	0	0	1	0	1	0	0	1	1
0	0	1	0	0	1	1	0	0	1
0	0	1	1	1	0	0	1	1	1
0	1	0	0	1	0	1	0	0	1
0	1	0	1	1	1	0	0	1	1
0	1	1	0	1	1	1	0	0	1
0	1	1	1	0	0	0	1	1	1
1	0	0	0	1	1	1	1	1	1
1	0	0	1	0	0	0	0	0	1
1	0	1	0	0	0	1	0	0	1
1	0	1	1	0	0	0	0	1	1
1	1	0	0	0	1	1	1	1	1
1	1	0	1	1	0	0	0	0	1
1	1	1	0	1	0	1	0	0	1
1	1	1	1	1	1	0	0	0	1

Excitation of T

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

$Q_n \backslash Q_{n+1}$	00	01	11	10
00	0	0	1	0
01	0	0	1	0
11	1	0	0	0
10	1	0	0	0

$$T_C = m_0 q_B' q_A' + m_1 q_B' q_A$$


$Q_n \backslash Q_{n+1}$	00	01	11	10
00	0	1	1	0
01	0	1	1	0
11	1	0	0	0
10	1	0	0	1

$$T_B = m_1 q_A + m_2 q_A'$$

$$= m \oplus q$$

$Q_n \backslash Q_{n+1}$	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$$T_A = 1$$



If 4 ffs  $\rightarrow$  same method output for AND gate

If JK ff  $\rightarrow J_A, K_A = 1$  output  $Q_A$  is connected to both  $J_B$  and  $K_B$  and similarly further.

### Ring Counter = Synchronous

Ring counter is a typical application of shift register.


The change in ring counter and shift register is of the feedback.

$$\boxed{\text{No. of states} = \text{No. of ffs used}}$$


ORI  $\rightarrow$  overriding inputs

$PR=0 \rightarrow Q=1$  set

$CLR=0 \rightarrow Q=0$  Reset



ORI	CLX	Presetted are			
1	X	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
1	↓	1	0	0	0
1	↓	0	1	0	0
1	↓	0	0	1	0
1	↓	0	0	0	1
1	↓	1	0	0	0




## Johnson's Counter (Twisted / Switch tail Ring counter)

Much better than ring counter.


$$\text{No. of states} = 2 \times \text{No. of ffs}$$

Clear input is connected to all ffs.

Q<sub>3</sub>' is connected to Q<sub>0</sub>.



CLR	CLK	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
1	X	0	0	0	0
1	↓	1	0	0	0
1	↓	1	1	0	0
1	↓	1	1	1	0
1	↓	1	1	1	1
1	↓	0	1	1	1
1	↓	0	0	1	1
1	↓	0	0	0	1
1	↓	0	0	0	0






# Introduction to Registers

Flipflop is a 1 bit memory cell.

To increase storage capacity (number of bits), we have to use a group of flipflops. This group of ffs is known as REGISTER.

The n bit register consist of n number of ffs and is capable of storing n bit word.

eg I want to store a 4 bit word, so I need 4 ffs.




We are bound to follow the clock.

Problem let  $f = 1\text{MHz} \Rightarrow T = 1\mu\text{s}$ .  
Whenever we store will get change after  $1\mu\text{s}$  as negative edge will arrive after  $1\mu\text{s}$ .

If I want to store for  $100\mu\text{s}$ : for this we use an independent control called as load.

- Synchronous load  $\rightarrow$  ffs operated after  $\text{CLK} \uparrow$  Load  $\uparrow$
- Asynchronous  $\rightarrow$  ffs operated Load  $\uparrow$  only.

Make load low for 100 μs.





clear input → to reset values of ffs.

## Data Formats And Classification of Registers

Data can be entered in serial or parallel form.

Serial → 1 bit at a time → Temporal code  
 Parallel → All bits at a time → Spatial code



Similarly extract is serial or parallel form

## Classification:

① Depending on Input And Output

- (a) Serial Input Serial output (SISO)
- (b) Serial Input Parallel output (SIPO)
- (c) Parallel Input Serial output (PISO)
- (d) Parallel Input Parallel output (PIPO)

② Depending On Application


\* (a) Shift register

(b) Storage register

## Shift Register

① Serial In Serial Out Register

- (a) shift right mode
- (b) shift left mode




Assume initially outputs are zero

let me want to store 1111 as input D3.

1111 → LSR → 1111

Clk	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
Initially	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1




Application → Transmitter → Receiver  
 ↳ large distance → SISO



→ To store data in SISO and SIPO requires 4 clock pulses.

→ To give output → SISO more clock pulses  
 SIPO → less. → 4

## ② Serial Input Parallel Output




## ③ Parallel Input Parallel Output: (Storage / Buffer register)



$D=0 \Rightarrow Q_{n+1}=0$   
 $D=1 \Rightarrow Q_{n+1}=1$

$CLK=0 \Rightarrow Q_{n+1}=Q_n$   
 $D=X$

Again if we want to  
 change  $\rightarrow$  clock = 1  $\rightarrow$   
 input  $\rightarrow$  as output





In PIP0 we require 1 clock pulse to store the data.

⑨ Parallel Input Serial Output

Two modes in which this circuit can work;

- (i) Load mode → Parallel input.
- (ii) Shift Mode → Serial output.

loading when 0 → active low signal = load



# Bidirectional Shift Register

Shift left  $\rightarrow \times 2$   
 Shift right  $\rightarrow \div 2$


Let a 2 bit number, say 11

$2^2 \quad 2^1 \quad 2^0$   
 $1 \quad 1 = 3$

$1 \quad 1 \quad 0 = 6$


$\rightarrow 1 \quad 1 =$

$M=1 \rightarrow$  Shift right       $M=0 \rightarrow$  Shift left



# Universal Shift Register

Bidirectional + Parallel loading = U.S.R  
 ↳ storing data at same time.



MSB → 3  
 LSB → 0

Mode Control	Register operation
$S_1, S_0$	
0 0	No change / Hold
0 1	Shift right <span style="color:red">LSB ✓</span>
1 0	Shift left <span style="color:red">MSB ✓</span>
1 1	Parallel loading ✓

Require 4 pins to  $S_1, S_0$  1011



CLK	D	Q <sub>n+1</sub>
0	X	Q <sub>n</sub>
1	0	0
1	1	1


## Simple As Possible (SAP 1)

Total five instructions;  
LDA, ADD, SUB, OUT, HLT.

executed with the help of T states.

Total 6 T states to execute an instruction.

T<sub>1</sub>, T<sub>2</sub>, T<sub>3</sub> → common for all instructions



Instruction	Op code
LDA	1011
ADD	0110
SUB	1101
OUT	0001
HLT	1111

Q. Write a code for the following without problem in assembly language for SAP 1 architecture and translate it into equivalent machine language code using the given op codes.

Address 21H → 02H + 0AH

Address	Instruction	Op code	Value → Binary
0H	LDA 8H	1011	1000
1H	SUB 9H	1101	1001
2H	ADD BH	0110	1011
3H	OUT	0001	XXXX
4H	HALT	1111	XXXX

5H  
6H  
7H

Op code

8H → 21H → 0010 0001

9H → 02H → 0000 0010

AH

BH → 0AH → 0000 1010

CH

DH

EH

FH